The Architecture and Development Flow of the S5 Software Configurable Processor

被引:0
|
作者
Jeffrey M. Arnold
机构
[1] Stretch,
[2] Inc.,undefined
关键词
reconfigurable architectures; software configurable processor; instruction set extension; embedded computing;
D O I
暂无
中图分类号
学科分类号
摘要
A software configurable processor (SCP) is a hybrid device that couples a conventional processor datapath with programmable logic to allow application programs to dynamically customize the instruction set. SCP architectures can offer significant performance gains by exploiting data parallelism, operator specialization and deep pipelines. The S5000 is a family of high performance software configurable processors for embedded applications. The S5000 consists of a conventional 32-bit RISC processor coupled with a programmable Instruction Set Extension Fabric (ISEF). To develop an application for the S5 the programmer identifies critical sections to be accelerated, writes one or more extension instructions as functions in a variant of the C programming language, and accesses those functions from the application program. Performance gains of more than an order of magnitude over the unaccelerated processor can be achieved.
引用
收藏
页码:3 / 14
页数:11
相关论文
共 50 条
  • [1] S5: The architecture and development flow of a software configurable processor
    Arnold, JM
    FPT 05: 2005 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2005, : 121 - 128
  • [2] The architecture and development flow of the S5 software configurable processor
    Arnold, Jeffrey M.
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2007, 47 (01): : 3 - 14
  • [3] A software-configurable processor architecture
    Gonzalez, Ricardo E.
    IEEE MICRO, 2006, 26 (05) : 42 - 51
  • [4] Development and Code Partitioning in a Software Configurable Processor
    Shetti, Karan R.
    Koh, C. L.
    Aung, M. T.
    Bretschneider, T.
    TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 467 - +
  • [5] RATIONALIZED SOFTWARE DEVELOPMENT WITH THE SIMATIC S5 PROGAMMABLE CONTROLLER.
    Brich, Peter
    Schwarz, Bernd
    Tendulkar, Gautam
    1600, (05):
  • [6] A bus architecture centric configurable processor system
    Winegarden, S
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 627 - 630
  • [7] A re-configurable architecture - Radio processor
    Liao, IT
    Lee, TH
    Kang, CC
    Shih, CH
    Tsai, JC
    Lai, HC
    Shen, JH
    Liu, CW
    2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 200 - 203
  • [8] Configurable multi-processor architecture and its processor element design
    Nishimura, Tsutomu
    Miki, Takuji
    Sugiura, Hiroaki
    Matsumoto, Yuki
    Kobayashi, Masatsugu
    Kato, Toshiyuki
    Eda, Tsutomu
    Yamauchi, Hironori
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 124 - +
  • [9] Development of Image Recognition Processor Based on Configurable Processor
    Miyamori, Takashi
    Tanabe, Jun
    Taniguchi, Yasuhiro
    Furukawa, Kenji
    Kozakaya, Tatsuo
    Nakai, Hiroaki
    Miyamoto, Yukimasa
    Maeda, Ken-ichi
    Matsui, Masataka
    JOURNAL OF ROBOTICS AND MECHATRONICS, 2005, 17 (04) : 437 - 446
  • [10] Implementation of Integer Wavelet Transform on Software Configurable Processor
    Pandey, Shishir
    Niranjan, U. C.
    2006 ANNUAL IEEE INDIA CONFERENCE, 2006, : 346 - +