The Architecture and Development Flow of the S5 Software Configurable Processor

被引:0
|
作者
Jeffrey M. Arnold
机构
[1] Stretch,
[2] Inc.,undefined
关键词
reconfigurable architectures; software configurable processor; instruction set extension; embedded computing;
D O I
暂无
中图分类号
学科分类号
摘要
A software configurable processor (SCP) is a hybrid device that couples a conventional processor datapath with programmable logic to allow application programs to dynamically customize the instruction set. SCP architectures can offer significant performance gains by exploiting data parallelism, operator specialization and deep pipelines. The S5000 is a family of high performance software configurable processors for embedded applications. The S5000 consists of a conventional 32-bit RISC processor coupled with a programmable Instruction Set Extension Fabric (ISEF). To develop an application for the S5 the programmer identifies critical sections to be accelerated, writes one or more extension instructions as functions in a variant of the C programming language, and accesses those functions from the application program. Performance gains of more than an order of magnitude over the unaccelerated processor can be achieved.
引用
收藏
页码:3 / 14
页数:11
相关论文
共 50 条
  • [41] Configurable hardware/software support for single processor real-time kernels
    Nordstrom, Susanna
    Asplund, Lars
    2007 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2007, : 66 - 69
  • [42] A Remotely Configurable Hardware/Software Architecture for a Distance IoT Lab
    Scaffidi, Carlo
    Distefano, Salvatore
    2021 IEEE INTERNATIONAL CONFERENCE ON SMART COMPUTING (SMARTCOMP 2021), 2021, : 341 - 346
  • [43] A Configurable Packet Classification Architecture for Software-Defined Networking
    Perez, K. Guerra
    Yang, X.
    Scott-Hayward, S.
    Sezer, S.
    2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 353 - 358
  • [44] Configurable FPGA Architecture for Hardware-Software Merge Sorting
    Petrut, Patricia Carla
    Amaricai, Alexandru
    Boncalo, Oana
    PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2016), 2016, : 179 - 182
  • [45] A configurable Java']Java architecture for mobile terminal software download
    Lee, YF
    Juang, FS
    Chang, RC
    WCNC 2002: IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE RECORD, VOLS 1 & 2, 2002, : 144 - 149
  • [46] A configurable multi-ported register file architecture for soft processor cores
    Saghir, Mazen A. R.
    Naous, Rawan
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2007, 4419 : 14 - +
  • [47] The VLSI Architecture of a Highly Efficient Configurable Pre-processor for MIMO Detections
    Tseng, Tzu-Ting
    Shen, Chung-An
    2017 IEEE 36TH INTERNATIONAL PERFORMANCE COMPUTING AND COMMUNICATIONS CONFERENCE (IPCCC), 2017,
  • [48] Configurable VLSI architecture of a general purpose lifting-based wavelet processor
    Guntoro, Andre
    Keil, Hans-Peter
    Glesner, Manfred
    SIGMAP 2008: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND MULTIMEDIA APPLICATIONS, 2008, : 69 - 75
  • [49] Design methodology and system for a configurable media embedded processor extensible to VLIW architecture
    Mizuno, A
    Kohno, K
    Ohyama, R
    Tokuyoshi, T
    Uetani, H
    Eichel, H
    Miyamori, T
    Matsumoto, N
    Matsui, M
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 2 - 7
  • [50] Development flow of on-line Software Test Libraries for asynchronous processor cores
    Floridia, A.
    Sanchez, E.
    Andrikos, N.
    2018 IEEE 24TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2018), 2018, : 73 - 78