The Architecture and Development Flow of the S5 Software Configurable Processor

被引:0
|
作者
Jeffrey M. Arnold
机构
[1] Stretch,
[2] Inc.,undefined
关键词
reconfigurable architectures; software configurable processor; instruction set extension; embedded computing;
D O I
暂无
中图分类号
学科分类号
摘要
A software configurable processor (SCP) is a hybrid device that couples a conventional processor datapath with programmable logic to allow application programs to dynamically customize the instruction set. SCP architectures can offer significant performance gains by exploiting data parallelism, operator specialization and deep pipelines. The S5000 is a family of high performance software configurable processors for embedded applications. The S5000 consists of a conventional 32-bit RISC processor coupled with a programmable Instruction Set Extension Fabric (ISEF). To develop an application for the S5 the programmer identifies critical sections to be accelerated, writes one or more extension instructions as functions in a variant of the C programming language, and accesses those functions from the application program. Performance gains of more than an order of magnitude over the unaccelerated processor can be achieved.
引用
收藏
页码:3 / 14
页数:11
相关论文
共 50 条
  • [21] Evolution of Prepaid Payment Processor's Software Architecture - An Empirical Study
    Qureshi, Abdul Haleem
    Malik, Ali Afzal
    10TH INTERNATIONAL CONFERENCE ON FRONTIERS OF INFORMATION TECHNOLOGY (FIT 2012), 2012, : 188 - 195
  • [22] Design and Implementation of a Configurable Software Architecture for Peer Learning
    Petrov, Milen Y.
    2022 57TH INTERNATIONAL SCIENTIFIC CONFERENCE ON INFORMATION, COMMUNICATION AND ENERGY SYSTEMS AND TECHNOLOGIES (ICEST), 2022, : 144 - 147
  • [23] A Software Configurable and Parallelized Coprocessor Architecture for LQR Control
    Zhang, Pei
    Mills, Aaron
    Zambreno, Joseph
    Jones, Phillip H.
    2015 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2015,
  • [24] Configurable software-based edge router architecture
    Louati, W
    Jouaber, B
    Zeghlache, D
    COMPUTER COMMUNICATIONS, 2005, 28 (14) : 1692 - 1699
  • [25] Configurable software-based edge router architecture
    Louati, W
    Jouaber, B
    Zeghlache, D
    2004 4TH WORKSHOP ON APPLICATIONS AND SERVICES IN WIRELESS NETWORKS (ASWN), 2004, : 169 - 173
  • [26] A configurable logic architecture for dynamic hardware/software partitioning
    Lysecky, R
    Vahid, F
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 480 - 485
  • [27] FFT Processor IP Cores synthesis on the base of configurable pipeline architecture
    Melnyk, A
    Dunets, B
    EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS, 2003, : 211 - 213
  • [28] On modal logics between K x K x K and S5 x S5 x S5
    Hirsch, R
    Hodkinson, I
    Kurucz, A
    JOURNAL OF SYMBOLIC LOGIC, 2002, 67 (01) : 221 - 234
  • [29] S5/8
    MORRIS, A
    ELECTRONICS & WIRELESS WORLD, 1987, 93 (1615): : 501 - 501
  • [30] Reconfigurable stream processor architecture for software radio
    Gao, Deyuan
    Tian, Hangpei
    Zhu, Yi'an
    Hangkong Xuebao/Acta Aeronautica et Astronautica Sinica, 2008, 29 (06): : 1612 - 1618