Satisfiability checking using Boolean Expression Diagrams

被引:0
|
作者
Poul F. Williams
Henrik R. Andersen
Henrik Hulgaard
机构
[1] Synopsys,
[2] Inc.,undefined
[3] IT University of Copenhagen,undefined
关键词
D O I
10.1007/s10009-002-0102-5
中图分类号
学科分类号
摘要
In this paper we present an algorithm for determining satisfiability of general Boolean formulas which are not necessarily in conjunctive normal form. The algorithm extends the well-known Davis–Putnam algorithm to work on Boolean formulas represented using Boolean Expression Diagrams (BEDs). The BED data structure allows the algorithm to take advantage of the built-in reduction rules and the sharing of sub-formulas. Furthermore, it is possible to combine the algorithm with traditional BDD construction (using Bryant’s Apply-procedure). By adjusting a single parameter to the BedSat algorithm, it is possible to control to what extent the algorithm behaves like the Apply-algorithm or like a SAT-solver. Thus, the algorithm can be seen as bridging the gap between standard SAT-solvers and BDDs. We present promising experimental results for 566 non-clausal formulas obtained from the multi-level combinational circuits in the ISCAS’85 benchmark suite and from performing model checking of a shift-and-add multiplier.
引用
收藏
页码:4 / 14
页数:10
相关论文
共 50 条
  • [41] Stochastic Boolean satisfiability
    Littman, ML
    Majercik, SM
    Pitassi, T
    JOURNAL OF AUTOMATED REASONING, 2001, 27 (03) : 251 - 296
  • [42] Stochastic Boolean Satisfiability
    Michael L. Littman
    Stephen M. Majercik
    Toniann Pitassi
    Journal of Automated Reasoning, 2001, 27 : 251 - 296
  • [43] LTL satisfiability checking
    Rozier, Kristin Y.
    Vardi, Moshe Y.
    MODEL CHECKING SOFTWARE, PROCEEDINGS, 2007, 4595 : 149 - +
  • [44] LTL satisfiability checking
    Rozier K.Y.
    Vardi M.Y.
    International Journal on Software Tools for Technology Transfer, 2010, 12 (02) : 123 - 137
  • [45] ATPG for Reversible Circuits Using Simulation, Boolean Satisfiability, and Pseudo Boolean Optimization
    Wille, Robert
    Zhang, Hongyan
    Drechsler, Rolf
    2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 120 - 125
  • [46] LTLf Satisfiability Checking
    Li, Jianwen
    Zhang, Lijun
    Pu, Geguang
    Vardi, Moshe Y.
    He, Jifeng
    21ST EUROPEAN CONFERENCE ON ARTIFICIAL INTELLIGENCE (ECAI 2014), 2014, 263 : 513 - +
  • [47] Using cutwidth to improve symbolic simulation and boolean satisfiability
    Wang, D
    Clarke, E
    Zhu, YS
    Kukula, J
    SIXTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2001, : 165 - 170
  • [48] Solving employee timetabling problems using Boolean satisfiability
    Aloul, Fadi
    Al-Rawi, Bashar
    Al-Farra, Anas
    Al-Roh, Basel
    2006 INNOVATIONS IN INFORMATION TECHNOLOGY, 2006, : 71 - 75
  • [49] Bounded delay timing analysis using Boolean satisfiability
    Roy, Suchismita
    Chakrabarti, P. P.
    Dasgupta, Pallab
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 295 - +
  • [50] PN Code Acquisition Using Boolean Satisfiability Techniques
    Aloul, Fadi A.
    El-Tarhuni, Mohamed
    2009 IEEE WIRELESS COMMUNICATIONS & NETWORKING CONFERENCE, VOLS 1-5, 2009, : 632 - +