Satisfiability checking using Boolean Expression Diagrams

被引:0
|
作者
Poul F. Williams
Henrik R. Andersen
Henrik Hulgaard
机构
[1] Synopsys,
[2] Inc.,undefined
[3] IT University of Copenhagen,undefined
关键词
D O I
10.1007/s10009-002-0102-5
中图分类号
学科分类号
摘要
In this paper we present an algorithm for determining satisfiability of general Boolean formulas which are not necessarily in conjunctive normal form. The algorithm extends the well-known Davis–Putnam algorithm to work on Boolean formulas represented using Boolean Expression Diagrams (BEDs). The BED data structure allows the algorithm to take advantage of the built-in reduction rules and the sharing of sub-formulas. Furthermore, it is possible to combine the algorithm with traditional BDD construction (using Bryant’s Apply-procedure). By adjusting a single parameter to the BedSat algorithm, it is possible to control to what extent the algorithm behaves like the Apply-algorithm or like a SAT-solver. Thus, the algorithm can be seen as bridging the gap between standard SAT-solvers and BDDs. We present promising experimental results for 566 non-clausal formulas obtained from the multi-level combinational circuits in the ISCAS’85 benchmark suite and from performing model checking of a shift-and-add multiplier.
引用
收藏
页码:4 / 14
页数:10
相关论文
共 50 条
  • [21] Scalable satisfiability checking and test data generation from modeling diagrams
    Yannis Smaragdakis
    Christoph Csallner
    Ranjith Subramanian
    Automated Software Engineering, 2009, 16
  • [22] Design diagnosis using Boolean satisfiability
    Smith, A
    Veneris, A
    Viglas, A
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 218 - 223
  • [23] Using Symmetries to Lift Satisfiability Checking
    Carbonnelle, Pierre
    Schenner, Gottfried
    Bruynooghe, Maurice
    Bogaerts, Bart
    Denecker, Marc
    THIRTY-EIGHTH AAAI CONFERENCE ON ARTIFICIAL INTELLIGENCE, VOL 38 NO 8, 2024, : 7961 - 7968
  • [24] Determining Gene Function in Boolean Networks using Boolean Satisfiability
    Lin, Pey-Chang Kent
    Khatri, Sunil P.
    2012 IEEE INTERNATIONAL WORKSHOP ON GENOMIC SIGNAL PROCESSING AND STATISTICS (GENSIPS), 2012, : 176 - 179
  • [25] Using configurable computing to accelerate Boolean satisfiability
    Department of Electrical Engineering, Princeton University, Princeton, NJ 08544, United States
    不详
    不详
    IEEE Trans Comput Aided Des Integr Circuits Syst, 6 (861-868):
  • [26] Debugging sequential circuits using Boolean satisfiability
    Ali, MF
    Veneris, A
    Safarpour, S
    Drechsler, R
    Smith, A
    Abadir, M
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 204 - 209
  • [27] Debugging sequential circuits using Boolean Satisfiability
    Ali, MF
    Veneris, A
    Safarpour, S
    Abadir, M
    Drechsler, R
    Smith, A
    5TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR TEST AND VERIFICATION: COMMON CHALLENGES AND SOLUTIONS, PROCEEDINGS, 2005, : 44 - 49
  • [28] Multipath Detection Using Boolean Satisfiability Techniques
    Aloul, Fadi A.
    El-Tarhuni, Andmohamed
    JOURNAL OF COMPUTER NETWORKS AND COMMUNICATIONS, 2011, 2011
  • [29] TEST PATTERN GENERATION USING BOOLEAN SATISFIABILITY
    LARRABEE, T
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (01) : 4 - 15
  • [30] ALLOCATION OF AVIONICS COMMUNICATION USING BOOLEAN SATISFIABILITY
    Carta, Daniela Cristina
    Parente de Oliveira, Jose Maria
    Starr, Rodrigo Rizzi
    2012 IEEE/AIAA 31ST DIGITAL AVIONICS SYSTEMS CONFERENCE (DASC), 2012,