Satisfiability checking using Boolean Expression Diagrams

被引:0
|
作者
Poul F. Williams
Henrik R. Andersen
Henrik Hulgaard
机构
[1] Synopsys,
[2] Inc.,undefined
[3] IT University of Copenhagen,undefined
关键词
D O I
10.1007/s10009-002-0102-5
中图分类号
学科分类号
摘要
In this paper we present an algorithm for determining satisfiability of general Boolean formulas which are not necessarily in conjunctive normal form. The algorithm extends the well-known Davis–Putnam algorithm to work on Boolean formulas represented using Boolean Expression Diagrams (BEDs). The BED data structure allows the algorithm to take advantage of the built-in reduction rules and the sharing of sub-formulas. Furthermore, it is possible to combine the algorithm with traditional BDD construction (using Bryant’s Apply-procedure). By adjusting a single parameter to the BedSat algorithm, it is possible to control to what extent the algorithm behaves like the Apply-algorithm or like a SAT-solver. Thus, the algorithm can be seen as bridging the gap between standard SAT-solvers and BDDs. We present promising experimental results for 566 non-clausal formulas obtained from the multi-level combinational circuits in the ISCAS’85 benchmark suite and from performing model checking of a shift-and-add multiplier.
引用
收藏
页码:4 / 14
页数:10
相关论文
共 50 条
  • [31] Using configurable computing to accelerate Boolean satisfiability
    Zhong, PX
    Martonosi, M
    Ashar, P
    Malik, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (06) : 861 - 868
  • [32] Satisfiability testing for boolean formulas using Δ-trees
    Gutiérrez G.
    De Guzmán I.P.
    Martínez J.
    Ojeda-Aciego M.
    Valverde A.
    Studia Logica, 2002, 72 (1) : 85 - 112
  • [33] Boolean Satisfiability using Noise Based Logic
    Lin, Pey-Chang Kent
    Mandal, Ayan
    Khatri, Sunil P.
    2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 1256 - 1257
  • [34] Exact Template Matching Using Boolean Satisfiability
    Abdessaied, Nabila
    Soeken, Mathias
    Wille, Robert
    Drechsler, Rolf
    2013 IEEE 43RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2013), 2013, : 328 - 333
  • [35] ALLOCATION OF AVIONICS COMMUNICATION USING BOOLEAN SATISFIABILITY
    Carta, Daniela Cristina
    Parente de Oliveira, Jose Maria
    Starr, Rodrigo Rizzi
    2012 IEEE/AIAA 31ST DIGITAL AVIONICS SYSTEMS CONFERENCE (DASC), 2012,
  • [36] Scalable program analysis using Boolean satisfiability
    Aiken, Alex
    Fourth ACM & IEEE International Conference on Formal Methods and Models for Co-Design, Proceedings, 2006, : 89 - 89
  • [37] Scalable error detection using boolean satisfiability
    Xie, YC
    Aiken, A
    ACM SIGPLAN NOTICES, 2005, 40 (01) : 351 - 363
  • [38] Bounded model checking using satisfiability solving
    Clarke, E
    Biere, A
    Raimi, R
    Zhu, Y
    FORMAL METHODS IN SYSTEM DESIGN, 2001, 19 (01) : 7 - 34
  • [39] Bounded Model Checking Using Satisfiability Solving
    Edmund Clarke
    Armin Biere
    Richard Raimi
    Yunshan Zhu
    Formal Methods in System Design, 2001, 19 : 7 - 34
  • [40] Symmetry in Boolean Satisfiability
    Aloul, Fadi A.
    SYMMETRY-BASEL, 2010, 2 (02): : 1121 - 1134