Satisfiability checking using Boolean Expression Diagrams

被引:0
|
作者
Poul F. Williams
Henrik R. Andersen
Henrik Hulgaard
机构
[1] Synopsys,
[2] Inc.,undefined
[3] IT University of Copenhagen,undefined
关键词
D O I
10.1007/s10009-002-0102-5
中图分类号
学科分类号
摘要
In this paper we present an algorithm for determining satisfiability of general Boolean formulas which are not necessarily in conjunctive normal form. The algorithm extends the well-known Davis–Putnam algorithm to work on Boolean formulas represented using Boolean Expression Diagrams (BEDs). The BED data structure allows the algorithm to take advantage of the built-in reduction rules and the sharing of sub-formulas. Furthermore, it is possible to combine the algorithm with traditional BDD construction (using Bryant’s Apply-procedure). By adjusting a single parameter to the BedSat algorithm, it is possible to control to what extent the algorithm behaves like the Apply-algorithm or like a SAT-solver. Thus, the algorithm can be seen as bridging the gap between standard SAT-solvers and BDDs. We present promising experimental results for 566 non-clausal formulas obtained from the multi-level combinational circuits in the ISCAS’85 benchmark suite and from performing model checking of a shift-and-add multiplier.
引用
收藏
页码:4 / 14
页数:10
相关论文
共 50 条
  • [1] Combinational equivalence checking using Boolean Satisfiability and Binary Decision Diagrams
    Reda, S
    Salem, A
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 122 - 126
  • [2] BOOLEAN SATISFIABILITY AND EQUIVALENCE CHECKING USING GENERAL BINARY DECISION DIAGRAMS
    ASHAR, P
    GHOSH, A
    DEVADAS, S
    INTEGRATION-THE VLSI JOURNAL, 1992, 13 (01) : 1 - 16
  • [3] Equivalence checking of combinational circuits using Boolean expression diagrams
    Hulgaard, H
    Williams, PF
    Andersen, HR
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (07) : 903 - 917
  • [4] Equivalence checking of combinational circuits using Boolean expression diagrams
    Department of Information Technology, Technical University of Denmark, DK-2800 Lyngby, Denmark
    IEEE Trans Comput Aided Des Integr Circuits Syst, 7 (903-917):
  • [5] Model checking with Boolean Satisfiability
    Marques-Silva, Joao
    JOURNAL OF ALGORITHMS-COGNITION INFORMATICS AND LOGIC, 2008, 63 (1-3): : 3 - 16
  • [6] An efficient sequential equivalence checking framework using Boolean Satisfiability
    Zheng, Feijun
    Weng, Yanling
    Yan, Xiaolang
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1174 - 1177
  • [7] Boolean Satisfiability Solvers and Their Applications in Model Checking
    Vizel, Yakir
    Weissenbacher, Georg
    Malik, Sharad
    PROCEEDINGS OF THE IEEE, 2015, 103 (11) : 2021 - 2035
  • [8] Strategies for solving the Boolean satisfiability problem using binary decision diagrams
    Kalla, P
    Zeng, ZH
    Ciesielski, MJ
    JOURNAL OF SYSTEMS ARCHITECTURE, 2001, 47 (06) : 491 - 503
  • [9] Local search for Boolean Satisfiability with configuration checking and subscore
    Cai, Shaowei
    Su, Kaile
    ARTIFICIAL INTELLIGENCE, 2013, 204 : 75 - 98
  • [10] TO CHECKING SATISFIABILITY OF THE CONJUNCTIVE NORMAL-FORM OF THE BOOLEAN FUNCTION
    ZAKREVSKY, AD
    DOKLADY AKADEMII NAUK BELARUSI, 1994, 38 (04): : 5 - 7