One dimensional transport in silicon nanowire junction-less field effect transistors

被引:0
|
作者
Muhammad M. Mirza
Felix J. Schupp
Jan A. Mol
Donald A. MacLaren
G. Andrew D. Briggs
Douglas J. Paul
机构
[1] University of Glasgow,Department of Materials
[2] School of Engineering,undefined
[3] Rankine Building,undefined
[4] University of Oxford,undefined
[5] University of Glasgow,undefined
[6] SUPA School of Physics and Astronomy,undefined
[7] Kelvin Building,undefined
来源
关键词
D O I
暂无
中图分类号
学科分类号
摘要
Junction-less nanowire transistors are being investigated to solve short channel effects in future CMOS technology. Here we demonstrate 8 nm diameter silicon nanowire junction-less transistors with metallic doping densities which demonstrate clear 1D electronic transport characteristics. The 1D regime allows excellent gate modulation with near ideal subthreshold slopes, on- to off-current ratios above 108 and high on-currents at room temperature. Universal conductance scaling as a function of voltage and temperature similar to previous reports of Luttinger liquids and Coulomb gap behaviour at low temperatures suggests that many body effects including electron-electron interactions are important in describing the electronic transport. This suggests that modelling of such nanowire devices will require 1D models which include many body interactions to accurately simulate the electronic transport to optimise the technology but also suggest that 1D effects could be used to enhance future transistor performance.
引用
收藏
相关论文
共 50 条
  • [41] Analysis of the Retention Characteristic in Three dimensional Junction-less Charge Trapping Memory
    Jiang, Dandan
    Xia, Zhiliang
    Jin, Lei
    Zou, Xingqi
    Zhang, Yu
    Tang, Zhaoyun
    Li, Xinkai
    Huo, Zongliang
    SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 6, 2016, 72 (04): : 233 - 238
  • [43] Quasi-Ballistic Transport in Nanowire Field-Effect Transistors
    Baccarani, Giorgio
    Gnani, Elena
    Gnudi, Antonio
    Reggiani, Susanna
    SISPAD: 2008 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2008, : 5 - +
  • [44] Quasi-Ballistic Transport in Nanowire Field-Effect Transistors
    Gnani, Elena
    Gnudi, Antonio
    Reggiani, Susanna
    Baccarani, Giorgio
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (11) : 2918 - 2930
  • [45] Polarity behavior and adjustment in silicon nanowire Schottky junction transistors
    Weber, W. M.
    Heinzig, A.
    Mikolajick, T.
    DIELECTRICS IN NANOSYSTEMS -AND- GRAPHENE, GE/III-V, NANOWIRES AND EMERGING MATERIALS FOR POST-CMOS APPLICATIONS 3, 2011, 35 (03): : 93 - 101
  • [46] Temperature Dependence of Electron Transport in ZnO Nanowire Field Effect Transistors
    Shao, Ye
    Yoon, Jongwon
    Kim, Hyeongnam
    Lee, Takhee
    Lu, Wu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (02) : 625 - 630
  • [47] One-by-one trap activation in silicon nanowire transistors
    N. Clément
    K. Nishiguchi
    A. Fujiwara
    D. Vuillaume
    Nature Communications, 1
  • [48] One-by-one trap activation in silicon nanowire transistors
    Clement, N.
    Nishiguchi, K.
    Fujiwara, A.
    Vuillaume, D.
    NATURE COMMUNICATIONS, 2010, 1
  • [49] Junction-less optical phase shifter loaded silicon Mach-Zehnder modulator
    Pal, Subhradeep
    Gupta, Sumanta
    OPTICS COMMUNICATIONS, 2019, 437 : 110 - 120
  • [50] Effect of Substrate Induced Surface Potential (SISP) on Threshold Voltage of SOI Junction-Less Field Effect Transistor (JLFET)
    Dixit, Vijay Kumar
    Gupta, Rajeev
    Purwar, Vaibhav
    Srinivas, P. S. T. N.
    Dubey, Sarvesh
    SILICON, 2020, 12 (04) : 921 - 926