One dimensional transport in silicon nanowire junction-less field effect transistors

被引:0
|
作者
Muhammad M. Mirza
Felix J. Schupp
Jan A. Mol
Donald A. MacLaren
G. Andrew D. Briggs
Douglas J. Paul
机构
[1] University of Glasgow,Department of Materials
[2] School of Engineering,undefined
[3] Rankine Building,undefined
[4] University of Oxford,undefined
[5] University of Glasgow,undefined
[6] SUPA School of Physics and Astronomy,undefined
[7] Kelvin Building,undefined
来源
关键词
D O I
暂无
中图分类号
学科分类号
摘要
Junction-less nanowire transistors are being investigated to solve short channel effects in future CMOS technology. Here we demonstrate 8 nm diameter silicon nanowire junction-less transistors with metallic doping densities which demonstrate clear 1D electronic transport characteristics. The 1D regime allows excellent gate modulation with near ideal subthreshold slopes, on- to off-current ratios above 108 and high on-currents at room temperature. Universal conductance scaling as a function of voltage and temperature similar to previous reports of Luttinger liquids and Coulomb gap behaviour at low temperatures suggests that many body effects including electron-electron interactions are important in describing the electronic transport. This suggests that modelling of such nanowire devices will require 1D models which include many body interactions to accurately simulate the electronic transport to optimise the technology but also suggest that 1D effects could be used to enhance future transistor performance.
引用
收藏
相关论文
共 50 条
  • [21] High performance silicon nanowire field effect transistors
    Cui, Y
    Zhong, ZH
    Wang, DL
    Wang, WU
    Lieber, CM
    NANO LETTERS, 2003, 3 (02) : 149 - 152
  • [22] Field Dependent Transport Properties in InAs Nanowire Field Effect Transistors
    Dayeh, Shadi A.
    Susac, Darija
    Kavanagh, Karen L.
    Yu, Edward T.
    Wang, Deli
    NANO LETTERS, 2008, 8 (10) : 3114 - 3119
  • [23] High inversion current in silicon nanowire field effect transistors
    Koo, SM
    Fujiwara, A
    Han, JP
    Vogel, EM
    Richter, CA
    Bonevich, JE
    NANO LETTERS, 2004, 4 (11) : 2197 - 2201
  • [24] Laser direct synthesis of silicon nanowire field effect transistors
    Nam, Woongsik
    Mitchell, James I.
    Ye, Peide D.
    Xu, Xianfan
    NANOTECHNOLOGY, 2015, 26 (05)
  • [25] Investigation of Junction-less Tunneling Field Effect Transistor (JL-TFET) with Floating Gate
    Ali, Asif
    Seo, Dongsun
    Cho, Il Hwan
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2017, 17 (01) : 156 - 161
  • [26] Electronic transport in indium oxide nanowire field effect transistors
    Jo, Gunho
    Maeng, Jongsun
    Hong, Woong-ki
    Kim, Tae-Wook
    Lee, Takhee
    IEEE NMDC 2006: IEEE NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE 2006, PROCEEDINGS, 2006, : 494 - 495
  • [27] Carrier Tunnelings on Ultrashort-Gate Junction-Less Field-Effect Transistor Designs
    Sugiura, Takaya
    PHYSICA STATUS SOLIDI-RAPID RESEARCH LETTERS, 2024,
  • [28] Performance Analysis of the Dielectrically Modulated Junction-Less Nanotube Field Effect Transistor for Biomolecule Detection
    Tayal, Shubham
    Majumdar, Budhaditya
    Bhattacharya, Sandip
    Kanungo, Sayan
    IEEE TRANSACTIONS ON NANOBIOSCIENCE, 2023, 22 (01) : 174 - 181
  • [29] Dissipative Transport in Multigate Silicon nanowire Transistors
    Dehdashti, Nima
    Kranti, Abhinav
    Ferain, Isabelle
    Lee, Chi-Woo
    Yan, Ran
    Razavi, Pedram
    Yu, Ran
    Colinge, Jean-Pierre
    SISPAD 2010 - 15TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2010, : 97 - 100
  • [30] Hierarchical simulation of transport in silicon nanowire transistors
    Marconcini, Paolo
    Fiori, Gianluca
    Macucci, Massimo
    Iannaccone, Giuseppe
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2008, 7 (03) : 415 - 418