One dimensional transport in silicon nanowire junction-less field effect transistors

被引:0
|
作者
Muhammad M. Mirza
Felix J. Schupp
Jan A. Mol
Donald A. MacLaren
G. Andrew D. Briggs
Douglas J. Paul
机构
[1] University of Glasgow,Department of Materials
[2] School of Engineering,undefined
[3] Rankine Building,undefined
[4] University of Oxford,undefined
[5] University of Glasgow,undefined
[6] SUPA School of Physics and Astronomy,undefined
[7] Kelvin Building,undefined
来源
关键词
D O I
暂无
中图分类号
学科分类号
摘要
Junction-less nanowire transistors are being investigated to solve short channel effects in future CMOS technology. Here we demonstrate 8 nm diameter silicon nanowire junction-less transistors with metallic doping densities which demonstrate clear 1D electronic transport characteristics. The 1D regime allows excellent gate modulation with near ideal subthreshold slopes, on- to off-current ratios above 108 and high on-currents at room temperature. Universal conductance scaling as a function of voltage and temperature similar to previous reports of Luttinger liquids and Coulomb gap behaviour at low temperatures suggests that many body effects including electron-electron interactions are important in describing the electronic transport. This suggests that modelling of such nanowire devices will require 1D models which include many body interactions to accurately simulate the electronic transport to optimise the technology but also suggest that 1D effects could be used to enhance future transistor performance.
引用
收藏
相关论文
共 50 条
  • [1] One dimensional transport in silicon nanowire junction-less field effect transistors
    Mirza, Muhammad M.
    Schupp, Felix J.
    Mol, Jan A.
    MacLaren, Donald A.
    Briggs, G. Andrew D.
    Paul, Douglas J.
    SCIENTIFIC REPORTS, 2017, 7
  • [2] High frequency top-down junction-less silicon nanowire resonators
    Koumela, Alexandra
    Hentz, Sebastien
    Mercier, Denis
    Dupre, Cecilia
    Ollier, Eric
    Feng, Philip X-L
    Purcell, Stephen T.
    Duraffourg, Laurent
    NANOTECHNOLOGY, 2013, 24 (43)
  • [3] Junction-less phototransistor with nanowire channels, a modeling study
    Roudsari, Anita Fadavi
    Saini, Simarjeet S.
    Nixon, O.
    Anantram, M. P.
    OPTICS EXPRESS, 2014, 22 (10): : 12573 - 12582
  • [4] 1/f Noise in 3D Vertical Gate-all-around Junction-less Silicon Nanowire Transistors
    Mukherjee, Chhandak
    Maneux, Cristell
    Pezard, Julien
    Larrieu, Guilhem
    2017 47TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2017, : 34 - 37
  • [5] Demonstration of Memory String with Stacked Junction-Less SONOS Realized on Vertical Silicon Nanowire
    Sun, Y.
    Yu, H. Y.
    Singh, N.
    Leong, K. C.
    Quek, E.
    Lo, G. Q.
    Kwong, D. L.
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [6] Carrier Transport in High Mobility In As Nanowire Junction less Transistors
    Konar, Aniruddha
    Mathew, John
    Nayak, Kaushik
    Bajaj, Mohit
    Pandey, Rajan K.
    Dhara, Sajal
    Murali, K. V. R. M.
    Deshmukh, Mandar M.
    NANO LETTERS, 2015, 15 (03) : 1684 - 1690
  • [7] Three-dimensional simulation of one-dimensional transport in silicon nanowire transistors
    Fiori, Gianluca
    Iannaccone, Giuseppe
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2007, 6 (05) : 524 - 529
  • [8] Quantum interference in silicon one-dimensional junctionless nanowire field-effect transistors
    Schupp, F. J.
    Mirza, Muhammad M.
    MacLaren, Donald A.
    Briggs, G. Andrew D.
    Paul, Douglas J.
    Mol, Jan A.
    PHYSICAL REVIEW B, 2018, 98 (23)
  • [9] Transport Characterization of Silicon Nanowire Field Effect Transistors with Strain and Scattering
    Khan, Imtiaj
    Morshed, Ovishek
    Mominuzzaman, Sharif Mohammad
    TENCON 2017 - 2017 IEEE REGION 10 CONFERENCE, 2017, : 1666 - 1669
  • [10] Hole Transport Mechanism in Silicon and Germanium Nanowire Field Effect Transistors
    Minari, Hideki
    Mori, Nobuya
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (04)