A Design of Linearity Built-in Self-Test for Current-Steering DAC

被引：0
|
作者：
Hsin-Wen Ting
Soon-Jyh Chang
Su-Ling Huang
机构：
[1] National Kaohsiung University of Applied Science,Department of Electronic Engineering
[2] National Cheng-Kung University,Department of Electrical Engineering
[3] Motech Industries,undefined
[4] Inc. (Motech),undefined
来源：
Journal of Electronic Testing | 2011年 / 27卷
关键词：
Built-in self-test (BIST); Digital-to-analog converters (DACs); Non-linearity errors; Selected-code method;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
In this paper, a current-mode Built-In Self-Test (BIST) scheme is proposed for on-chip estimating static non-linearity errors in current-steering digital-to-analog converters (DACs). The proposed DAC BIST scheme is designed to verify a 10-bit segmented current-steering DAC, consist of a 5-bit coarse DAC and a 5-bit fine one. This proposed BIST scheme includes a current-mode sample-and-difference circuit to increase the sampling current accuracy and control a current-controlled oscillator (ICO). In addition, only 36 measurements are required by using the selected-code method rather than 1024 measurements for the conventionally-utilized all-code method. Compared to the conventionally-utilized all-code method, about 85-% reduction of test time can be achieved.
引用
收藏
页码：85 / 94
页数：9
相关论文
共 50 条
  • [31] Design of compactors for signature-analyzers in built-in self-test
    Wohl, P
    Waicukauski, JA
    Williams, TW
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 54 - 63
  • [32] BUILT-IN SELF-TEST SUPPORT IN THE IBM ENGINEERING DESIGN SYSTEM
    KELLER, BL
    SNETHEN, TJ
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1990, 34 (2-3) : 406 - 415
  • [33] Design of digital Built-In Self-Test for Analog to Digital Converter
    Sivakumar, M. Senthil
    Rani, S. P. Joy Vasantha
    PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO'16), 2016,
  • [34] A parametric design of a built-in self-test FIFO embedded memory
    Barbagallo, S
    Bodoni, ML
    Medina, D
    DeBlasio, G
    Ferloni, M
    Fummi, F
    Sciuto, D
    1996 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1996, : 221 - 229
  • [35] Hierarchical built-in self-test for system-on-chip design
    Chen, HH
    2005 EMERGING INFORMATION TECHNOLOGY CONFERENCE (EITC), 2005, : 155 - 157
  • [36] DESIGN OF LARGE EMBEDDED CMOS PLAS FOR BUILT-IN SELF-TEST
    LIU, DL
    MCCLUSKEY, EJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (01) : 50 - 59
  • [37] Analog Neural Network Design for RF Built-In Self-Test
    Maliuk, Dzmitry
    Stratigopoulos, Haralampos-G.
    Huang, He
    Makris, Yiorgos
    INTERNATIONAL TEST CONFERENCE 2010, 2010,
  • [38] Built-in self-test support in the IBM engineering design system
    Keller, B.L., 1600, (34): : 2 - 3
  • [39] A Low-Cost On-Chip Built-In Self-Test Solution for ADC Linearity Test
    Chen, Tao
    Park, Chulhyun
    Meng, Hao
    Zhou, Dadian
    Silva-Martinez, Jose
    Geiger, Randall L.
    Chen, Degang
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2020, 69 (06) : 3516 - 3526
  • [40] Survey on built-in self-test and built-in self-repair of embedded memories
    Jiang, Jian-Hui
    Zhu, Wei-Guo
    Tongji Daxue Xuebao/Journal of Tongji University, 2004, 32 (08): : 1050 - 1056
12345