A Design of Linearity Built-in Self-Test for Current-Steering DAC

被引：0
|
作者：
Hsin-Wen Ting
Soon-Jyh Chang
Su-Ling Huang
机构：
[1] National Kaohsiung University of Applied Science,Department of Electronic Engineering
[2] National Cheng-Kung University,Department of Electrical Engineering
[3] Motech Industries,undefined
[4] Inc. (Motech),undefined
来源：
Journal of Electronic Testing | 2011年 / 27卷
关键词：
Built-in self-test (BIST); Digital-to-analog converters (DACs); Non-linearity errors; Selected-code method;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
In this paper, a current-mode Built-In Self-Test (BIST) scheme is proposed for on-chip estimating static non-linearity errors in current-steering digital-to-analog converters (DACs). The proposed DAC BIST scheme is designed to verify a 10-bit segmented current-steering DAC, consist of a 5-bit coarse DAC and a 5-bit fine one. This proposed BIST scheme includes a current-mode sample-and-difference circuit to increase the sampling current accuracy and control a current-controlled oscillator (ICO). In addition, only 36 measurements are required by using the selected-code method rather than 1024 measurements for the conventionally-utilized all-code method. Compared to the conventionally-utilized all-code method, about 85-% reduction of test time can be achieved.
引用
收藏
页码：85 / 94
页数：9
相关论文
共 50 条
  • [41] Dynamic calibration of current-steering DAC
    Su, Chao
    Geiger, R. L.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 117 - +
  • [42] Built-in self-test design of current-mode algorithmic analog-to-digital converters
    Wey, CL
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1997, 46 (03) : 667 - 671
  • [43] Design of a 8 Bit Current-Steering DAC for a GSM Transmitter
    Marin, Mihai-Eugen
    Brinzei, Catalin
    Constantinescu, Florin
    Gheorghe, Alexandru
    Ursac, Iulian
    2014 INTERNATIONAL SYMPOSIUM ON FUNDAMENTALS OF ELECTRICAL ENGINEERING (ISFEE), 2014,
  • [44] TEST SCHEDULING AND CONTROL FOR VLSI BUILT-IN SELF-TEST
    CRAIG, GL
    KIME, CR
    SALUJA, KK
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (09) : 1099 - 1109
  • [45] REALISTIC BUILT-IN SELF-TEST FOR STATIC RAMS
    DEKKER, R
    BEENKER, F
    THIJSSEN, L
    IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (01): : 26 - 34
  • [46] Built-in self-test methodology for A/D converters
    deVries, R
    Zwemstra, T
    Bruls, EMJG
    Regtien, PPL
    EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 353 - 358
  • [47] Integration of partial scan and built-in self-test
    AT&T Bell Lab, Princeton, United States
    Journal of Electronic Testing: Theory and Applications (JETTA), 1995, 7 (1-2): : 125 - 137
  • [48] Built-in self-test for embedded voltage regulator
    Shi, Jiang
    Smith, Ricky
    DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 133 - 136
  • [49] An Area-Efficient High-Resolution Segmented ΣΔ-DAC for Built-In Self-Test Applications
    Emara, Ahmed S.
    Romanov, Denis
    Roberts, Gordon W.
    Aouini, Sadok
    Ziabakhsh, Soheyl
    Parvizi, Mahdi
    Ben-Hamida, Naim
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (11) : 1861 - 1874
  • [50] BUILT-IN SELF-TEST OF THE INTEL 80386 MICROPROCESSOR
    GELSINGER, PP
    VLSI SYSTEMS DESIGN, 1986, 7 (12): : 54 - 55
12345