A survey of circuit-level soft error mitigation methodologies

被引：0
|
作者：
Selahattin Sayil
机构：
[1] Lamar University,Electrical Engineering
来源：
Analog Integrated Circuits and Signal Processing | 2019年 / 99卷
关键词：
Single event transients; Combinational logic; Soft error mitigation; Radiation hardening by design;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Soft errors created due to propagation of single event transients are a significant reliability challenge in modern VLSI. With advances in CMOS technology scaling, circuits become increasingly more sensitive to transient pulses caused by energetic particles. This work reviews some popular circuit level SET mitigation techniques developed for combinational logic and compares them with respect to area, power and delay overheads.
引用
收藏
页码：63 / 70
页数：7
相关论文
共 50 条
  • [21] A Circuit-Level Solution for Secure Temperature Sensor
    Kajol, Mashrafi Alam
    Monjur, Mohammad Mezanur Rahman
    Yu, Qiaoyan
    SENSORS, 2023, 23 (12)
  • [22] Synchrony in schizophrenia: a window into circuit-level pathophysiology
    Spellman, Timothy J.
    Gordon, Joshua A.
    CURRENT OPINION IN NEUROBIOLOGY, 2015, 30 : 17 - 23
  • [23] A circuit-level simulation model of PNPN devices
    Brambilla, Angelo, 1600, (09):
  • [24] RAT: A Lightweight System-level Soft Error Mitigation Technique
    Gava, Jonas
    Reis, Ricardo
    Ost, Luciano
    2020 IFIP/IEEE 28TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2020, : 165 - 170
  • [25] A soft error mitigation technique for constrained gate-level designs
    Park, Jong Kang
    Kim, Jong Tae
    IEICE ELECTRONICS EXPRESS, 2008, 5 (18) : 698 - 704
  • [26] Design for soft error mitigation
    Nicolaidis, M
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2005, 5 (03) : 405 - 418
  • [27] A CIRCUIT-LEVEL SIMULATION-MODEL OF PNPN DEVICES
    BRAMBILLA, A
    DALLAGO, E
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (12) : 1254 - 1264
  • [28] Circuit-Level Information Leakage Prevention for Fault Detection
    Sakiyama, Kazuo
    Yagasaki, Rcina
    Machida, Takanori
    Fujii, Tatsuya
    Miura, Noriyuki
    Hayashi, Yu-ichi
    2016 URSI ASIA-PACIFIC RADIO SCIENCE CONFERENCE (URSI AP-RASC), 2016, : 1271 - 1274
  • [29] Circuit-level design of radiation tolerant memory cell
    Pandey, Monalisa
    Islam, Aminul
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2024, 175
  • [30] Unexpected circuit-level tradeoffs in human stress resilience
    Stevens, Jennifer S.
    Roeckner, Alyssa R.
    NEUROPSYCHOPHARMACOLOGY, 2023, 48 (01) : 234 - 235
12345