Spatial Wavefunction-Switched (SWS) InGaAs FETs with II–VI Gate Insulators

被引:0
|
作者
F. C. Jain
B. Miller
E. Suarez
P.-Y. Chan
S. Karmakar
F. Al-Amoody
M. Gogna
J. Chandy
E. Heller
机构
[1] University of Connecticut,Department of Electrical and Computer Engineering
[2] RSoft Design Group,undefined
来源
关键词
InGaAs MOSFETs; spatial wavefunction-switched FETs; multibit processing;
D O I
暂无
中图分类号
学科分类号
摘要
This paper presents the implementation of a novel InGaAs field-effect transistor (FET), using a ZnSe-ZnS-ZnMgS-ZnS stacked gate insulator, in a spatial wavefunction-switched (SWS) structural configuration. Unlike conventional FETs, SWS devices comprise two or more asymmetric coupled quantum wells (QWs). This feature enables carrier transfer vertically from one quantum well to another or laterally to the wells of adjacent SWS-FET devices by manipulation of the gate voltages (Vg). Observation of an extra peak (near both accumulation and inversion regions) in the capacitance–voltage data in an InGaAs-AlInAs two-quantum-well SWS structure is presented as evidence of spatial switching. The peaks are attributed to the appearance of carriers first in the lower well and subsequently their transfer to the upper well as the gate voltage is increased. The electrical characteristics of a fabricated SWS InGaAs FET are also presented along with simulations of capacitance–voltage (C–V) behavior, showing the effect of wavefunction switching between wells. Finally, logic operations involving simultaneous processing of multiple bits in a device, using coded spatial location of carriers in quantum well channels, are also described.
引用
收藏
页码:1717 / 1726
页数:9
相关论文
共 23 条
  • [1] Spatial Wavefunction-Switched (SWS) InGaAs FETs with II-VI Gate Insulators
    Jain, F. C.
    Miller, B.
    Suarez, E.
    Chan, P. -Y.
    Karmakar, S.
    Al-Amoody, F.
    Gogna, M.
    Chandy, J.
    Heller, E.
    JOURNAL OF ELECTRONIC MATERIALS, 2011, 40 (08) : 1717 - 1726
  • [2] Si and InGaAs Spatial Wavefunction-Switched (SWS) FETs with II–VI Gate Insulators: An Approach to the Design and Integration of Two-Bit SRAMs and Binary CMOS Logic
    F. Jain
    P.-Y. Chan
    M. Lingalugari
    J. Kondo
    E. Suarez
    P. Gogna
    J. Chandy
    E. Heller
    Journal of Electronic Materials, 2015, 44 : 3108 - 3115
  • [3] Si and InGaAs Spatial Wavefunction-Switched (SWS) FETs with II-VI Gate Insulators: An Approach to the Design and Integration of Two-Bit SRAMs and Binary CMOS Logic
    Jain, F.
    Chan, P. -Y.
    Lingalugari, M.
    Kondo, J.
    Suarez, E.
    Gogna, P.
    Chandy, J.
    Heller, E.
    JOURNAL OF ELECTRONIC MATERIALS, 2015, 44 (09) : 3108 - 3115
  • [4] Efficient Multi-bit SRAMs using Spatial Wavefunction Switched (SWS)-FETs
    Gogna, P.
    Lingalugari, M.
    Chandy, J.
    Jain, F. C.
    Heller, E.
    Hasaneen, E-S.
    2012 LESTER EASTMAN CONFERENCE ON HIGH PERFORMANCE DEVICES (LEC), 2012,
  • [5] Spatial Wavefunction-Switched (SWS)-FET: A novel device to process multiple bits simultaneously with sub-picosecond delays
    Electrical and Computer Engineering, University of Connecticut, Storrs, CT 06269, United States
    不详
    不详
    Int. J. High Speed Electron. Syst., 3 (641-652):
  • [6] Ge-ZnSSe Spatial Wavefunction Switched (SWS) FETs to Implement Multibit SRAMs and Novel Quaternary Logic
    P. Gogna
    E. Suarez
    M. Lingalugari
    J. Chandy
    E. Heller
    E.-S. Hasaneen
    F.-C. Jain
    Journal of Electronic Materials, 2013, 42 : 3337 - 3343
  • [7] Ge-ZnSSe Spatial Wavefunction Switched (SWS) FETs to Implement Multibit SRAMs and Novel Quaternary Logic
    Gogna, P.
    Suarez, E.
    Lingalugari, M.
    Chandy, J.
    Heller, E.
    Hasaneen, E. -S.
    Jain, F. -C.
    JOURNAL OF ELECTRONIC MATERIALS, 2013, 42 (11) : 3337 - 3343
  • [8] Spatial Wavefunction Switched (SWS) FET SRAM Circuits and Simulation
    Saman, Bander
    Gogna, P.
    Hasaneen, El-Sayed
    Chandy, J.
    Heller, E.
    Jain, F. C.
    MICROELECTRONICS AND OPTOELECTRONICS, 2017, 60 : 37 - 48
  • [9] Quantum Dot Channel (QDC) FETs with Wraparound II–VI Gate Insulators: Numerical Simulations
    F. Jain
    M. Lingalugari
    J. Kondo
    P. Mirdha
    E. Suarez
    J. Chandy
    E. Heller
    Journal of Electronic Materials, 2016, 45 : 5663 - 5670
  • [10] Novel Quantum Dot Gate FETs and Nonvolatile Memories Using Lattice-Matched II–VI Gate Insulators
    F. C. Jain
    E. Suarez
    M. Gogna
    F. Alamoody
    D. Butkiewicus
    R. Hohner
    T. Liaskas
    S. Karmakar
    P.-Y. Chan
    B. Miller
    J. Chandy
    E. Heller
    Journal of Electronic Materials, 2009, 38 : 1574 - 1578