Ternary Logic Gates Using Quantum Dot Gate FETs (QDGFETs)

被引:0
|
作者
Supriya Karmakar
机构
[1] Intel Corporation,
来源
Silicon | 2014年 / 6卷
关键词
Ternary logic; Quantum dot; FET; Integrated circuit; VLSI;
D O I
暂无
中图分类号
学科分类号
摘要
Quantum dot gate FETs (QDGFET) produce one intermediate state between two stable on and off states due to the change in the threshold voltage. A circuit model based on Berkeley Short-channel IGFET Model (BSIM) that accounts for this intermediate state is developed. Different ternary logics such as ternary logic inverter, MAX-MIN functions, multiplier, comparator, etc. can be implemented using QDGFETs. In this work the designs of ternary logic AND and OR gate based on QDGFET is introduced. Increased number of states in three state QDGFETs will increase the number of bit handling capability of this device and will help to handle more bits at a time with less circuit elements.
引用
收藏
页码:169 / 178
页数:9
相关论文
共 50 条
  • [31] Designing positive, negative and standard gates for ternary logics using quantum dot cellular automata
    Kamali, Seyede Fateme
    Tabrizchi, Sepehr
    Mohammadyan, Somaye
    Rastgoo, Morteza
    Navi, Keivan
    COMPUTERS & ELECTRICAL ENGINEERING, 2020, 83
  • [32] Simple quantum logic gate with quantum dot cavity QED systems
    Ladd, T. D.
    Yamamoto, Y.
    PHYSICAL REVIEW B, 2011, 84 (23):
  • [33] Design of ternary logic gates and circuits using GNRFETs
    Madhuri, Badugu Divya
    Sunithamani, Subramani
    IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (07) : 972 - 979
  • [34] Novel Quantum Dot Gate FETs and Nonvolatile Memories Using Lattice-Matched II-VI Gate Insulators
    Jain, F. C.
    Suarez, E.
    Gogna, M.
    Alamoody, F.
    Butkiewicus, D.
    Hohner, R.
    Liaskas, T.
    Karmakar, S.
    Chan, P. -Y.
    Miller, B.
    Chandy, J.
    Heller, E.
    JOURNAL OF ELECTRONIC MATERIALS, 2009, 38 (08) : 1574 - 1578
  • [35] Energy dissipation of quantum-dot cellular automata logic gates
    Rahimi, Ehsan
    MICRO & NANO LETTERS, 2016, 11 (07): : 369 - 371
  • [36] Design of quaternary logic circuit using quantum dot gate-quantum dot channel FET (QDG-QDCFET)
    Karmakar, Supriya
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2014, 101 (10) : 1427 - 1442
  • [37] Design of ternary reversible Feynman and Toffoli gates in ternary quantum-dot cellular automata
    Fattahi, Arash
    Sabbaghi-Nadooshan, Reza
    Mossazadeh, Tohid
    Haghparast, Majid
    NANO COMMUNICATION NETWORKS, 2024, 42
  • [38] Quantum gates using spin states of triple quantum dot
    Sasakura, H
    Muto, S
    Ohshima, T
    PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2001, 10 (1-3): : 458 - 462
  • [39] Three-State Quantum Dot Gate FETs Using ZnS-ZnMgS Lattice-Matched Gate Insulator on Silicon
    Karmakar, Supriya
    Suarez, Ernesto
    Jain, Faquir C.
    JOURNAL OF ELECTRONIC MATERIALS, 2011, 40 (08) : 1749 - 1756
  • [40] Three-State Quantum Dot Gate FETs Using ZnS-ZnMgS Lattice-Matched Gate Insulator on Silicon
    Supriya Karmakar
    Ernesto Suarez
    Faquir C. Jain
    Journal of Electronic Materials, 2011, 40 : 1749 - 1756