Ternary Logic Gates Using Quantum Dot Gate FETs (QDGFETs)

被引:0
|
作者
Supriya Karmakar
机构
[1] Intel Corporation,
来源
Silicon | 2014年 / 6卷
关键词
Ternary logic; Quantum dot; FET; Integrated circuit; VLSI;
D O I
暂无
中图分类号
学科分类号
摘要
Quantum dot gate FETs (QDGFET) produce one intermediate state between two stable on and off states due to the change in the threshold voltage. A circuit model based on Berkeley Short-channel IGFET Model (BSIM) that accounts for this intermediate state is developed. Different ternary logics such as ternary logic inverter, MAX-MIN functions, multiplier, comparator, etc. can be implemented using QDGFETs. In this work the designs of ternary logic AND and OR gate based on QDGFET is introduced. Increased number of states in three state QDGFETs will increase the number of bit handling capability of this device and will help to handle more bits at a time with less circuit elements.
引用
收藏
页码:169 / 178
页数:9
相关论文
共 50 条
  • [21] An Approach to Ternary Logic gates using FinFET
    Jyoti, Kushawaha
    Narkhede, Satish
    INTERNATIONAL CONFERENCE ON ADVANCES IN INFORMATION COMMUNICATION TECHNOLOGY & COMPUTING, 2016, 2016,
  • [22] Device and circuit modeling using novel 3-state quantum dot gate FETs
    Jain, F. C.
    Heller, E.
    Karmakar, S.
    Chandy, J.
    2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 50 - +
  • [23] Robustness Analysis of Atomic Silicon Quantum Dot Logic Gates
    Fortini, Arthur M.
    Bicalho, Joao Gabriel O.
    Vilela Neto, Omar P.
    Vieira, Maria D.
    Nacif, Jose Augusto M.
    Ferreira, Ricardo S.
    2024 37TH SBC/SBMICRO/IEEE SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2024, 2024, : 155 - 159
  • [24] Realization of Basic Gates using Universal Logic Blocks in Quantum Dot Cellular Automata
    Kumari, Prameela N.
    Joshi, Prashant V.
    Gurumurthy, K. S.
    2013 SIXTH INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY (ICETET 2013), 2013, : 50 - 51
  • [25] Single-electron computing: Quantum dot logic gates
    Molotkov, SN
    Nazin, SS
    ZHURNAL EKSPERIMENTALNOI I TEORETICHESKOI FIZIKI, 1996, 110 (04): : 1439 - 1452
  • [26] Quantum Dot Gate (QDG) FETs to Fabricate n-MOS Inverters Exhibiting 3-State Logic
    Mays R.
    Khan B.
    Gudlavalleti R.
    Almalki A.
    Salas A.
    Maramo J.
    Perez E.
    Adamson Z.
    Liu K.
    Owczarczyk M.
    Abdelgulil A.
    Jain F.
    International Journal of High Speed Electronics and Systems, 2022, 31 (1-4)
  • [27] Novel Quantum Dot Gate FETs and Nonvolatile Memories Using Lattice-Matched II–VI Gate Insulators
    F. C. Jain
    E. Suarez
    M. Gogna
    F. Alamoody
    D. Butkiewicus
    R. Hohner
    T. Liaskas
    S. Karmakar
    P.-Y. Chan
    B. Miller
    J. Chandy
    E. Heller
    Journal of Electronic Materials, 2009, 38 : 1574 - 1578
  • [28] Solving the ternary quantum-dot cellular automata logic gate problem by means of adiabatic switching
    Pecar, Primoz
    Mraz, Miha
    Zimic, Nikolaj
    Janez, Miha
    Lebar Bajec, Iztok
    Japanese Journal of Applied Physics, 2008, 47 (6 PART 2): : 5000 - 5006
  • [29] Solving the ternary quantum-dot cellular automata logic gate problem by means of adiabatic switching
    Pecar, Primoz
    Mraz, Miha
    Zimic, Nikolaj
    Janez, Miha
    Bajec, Iztok Lebar
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (06) : 5000 - 5006
  • [30] Ultra-Compact Ternary Logic Gates Based on Negative Capacitance Carbon Nanotube FETs
    Jooq, Mohammad Khaleqi Qaleh
    Moaiyeri, Mohammad Hossein
    Tamersit, Khalil
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (06) : 2162 - 2166