Design Analysis & Implementation of a New Reversible Ciirc Gate

被引:0
|
作者
Krishnaveni, D. [1 ,2 ]
Priya, M. Geetha [3 ]
机构
[1] Visvesvaraya Technol Univ, RRC, Jnana Sangama, Belagavi, India
[2] Jyothy Inst Technol, Dept Elect & Commun Engn, Bengaluru, India
[3] Jyothy Inst Technol, Ctr Incubat Innovat Res & Consultancy, Bengaluru, India
来源
关键词
Basic gates; Universal gates; Reversible logic; low power CMOS; Quantum computing; UNIVERSAL GATE;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Reversible logic in quantum computing and nanotechnology provides solution to optimize the power and this technique can be put into use in a variety of low power applications such as optical computing, and CMOS VLSI design. All basic and universal gates can be used to design any logic network and they are the elementary building blocks of Integrated Circuits. In this paper, a reversible CIIRC (Combinational Innovation In Reversible Circuit) gate that generates basic (AND, OR, NOT, EXOR, EXNOR) and universal (NAND, NOR) gate outputs is proposed. Reversible CIIRC gate is unique and first of its kind to be available in reversible logic gates family as it can generate the outputs of all basic and universal gates with zero garbage outputs and only one constant input to select between basic or universal gate. The basic and universal gates design with reversible CIIRC gate has least constant inputs, garbage outputs, and number of reversible gates than other designs, thus optimizing and improving the efficiency of the proposed design. The proposed design is synthesized, simulated, logically verified and implemented using FPGA Spartan XC3S400-5PQ208. The simulation results and implementation validate the functionality of the reversible gate design. It is found that power dissipation and delay in reversible CIIRC is less compared to basic and universal gates using CMOS logic with a power reduction of around 93.4% at 180nm and 95% at 90nm CMOS process technologies respectively.
引用
收藏
页码:546 / 550
页数:5
相关论文
共 50 条
  • [1] VLSI implementation of multiplier design using reversible logic gate
    Nandhini, V.
    Sambath, K.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2023, 115 (01) : 93 - 100
  • [2] VLSI implementation of multiplier design using reversible logic gate
    V. Nandhini
    K. Sambath
    Analog Integrated Circuits and Signal Processing, 2023, 115 : 93 - 100
  • [3] Novel design of reversible latches using feynman gate and implementation of reversible combinational circuits
    Asthana A.
    Kumar A.
    Sharan P.
    International Journal of Information Technology, 2022, 14 (6) : 2903 - 2915
  • [4] Design of Efficient Reversible Binary Subtractors Based on A New Reversible Gate
    Thapliyal, Himanshu
    Ranganathan, Nagarajan
    2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 229 - 234
  • [5] Quantum legitimacy of reversible gate and a new design of multiplier based on R gate
    Ge, Tingyu
    Zhang, Tinggui
    Huang, Xiaofen
    CHINESE PHYSICS B, 2020, 29 (05)
  • [6] Quantum legitimacy of reversible gate and a new design of multiplier based on R gate
    葛庭宇
    张廷桂
    黄晓芬
    Chinese Physics B, 2020, 29 (05) : 128 - 133
  • [7] A Novel Design and Analysis of Reversible Barallel Shifter Using New FF-Gate
    Ranjith, S.
    Ravi, T.
    2017 THIRD INTERNATIONAL CONFERENCE ON SCIENCE TECHNOLOGY ENGINEERING & MANAGEMENT (ICONSTEM), 2017, : 984 - 988
  • [8] IMPLEMENTATION OF REVERSIBLE LOGIC AT GATE LEVEL
    Kalavakolanu, S. R. Sastry
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2018), 2018, : 959 - 963
  • [9] Design and implementation of H/W efficient Multiplier: Reversible logic gate approach
    Babulu, K.
    Kamaraju, M.
    Bujjibabu, P.
    Pradeep, K.
    2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 1660 - 1664
  • [10] Design of testable reversible latches by using a novel efficient implementation of Fredkin gate
    Mohammadi, Zahra
    Navi, Keivan
    Sabbaghi-Nadooshan, Reza
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2020, 107 (06) : 859 - 878