Design Analysis & Implementation of a New Reversible Ciirc Gate

被引:0
|
作者
Krishnaveni, D. [1 ,2 ]
Priya, M. Geetha [3 ]
机构
[1] Visvesvaraya Technol Univ, RRC, Jnana Sangama, Belagavi, India
[2] Jyothy Inst Technol, Dept Elect & Commun Engn, Bengaluru, India
[3] Jyothy Inst Technol, Ctr Incubat Innovat Res & Consultancy, Bengaluru, India
来源
关键词
Basic gates; Universal gates; Reversible logic; low power CMOS; Quantum computing; UNIVERSAL GATE;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Reversible logic in quantum computing and nanotechnology provides solution to optimize the power and this technique can be put into use in a variety of low power applications such as optical computing, and CMOS VLSI design. All basic and universal gates can be used to design any logic network and they are the elementary building blocks of Integrated Circuits. In this paper, a reversible CIIRC (Combinational Innovation In Reversible Circuit) gate that generates basic (AND, OR, NOT, EXOR, EXNOR) and universal (NAND, NOR) gate outputs is proposed. Reversible CIIRC gate is unique and first of its kind to be available in reversible logic gates family as it can generate the outputs of all basic and universal gates with zero garbage outputs and only one constant input to select between basic or universal gate. The basic and universal gates design with reversible CIIRC gate has least constant inputs, garbage outputs, and number of reversible gates than other designs, thus optimizing and improving the efficiency of the proposed design. The proposed design is synthesized, simulated, logically verified and implemented using FPGA Spartan XC3S400-5PQ208. The simulation results and implementation validate the functionality of the reversible gate design. It is found that power dissipation and delay in reversible CIIRC is less compared to basic and universal gates using CMOS logic with a power reduction of around 93.4% at 180nm and 95% at 90nm CMOS process technologies respectively.
引用
收藏
页码:546 / 550
页数:5
相关论文
共 50 条
  • [31] Design and Performance Analysis of MZI Based 2×2 Reversible XNOR Logic Gate
    Upadhyay K.K.
    Srivastava S.
    Mishra N.K.
    Shukla N.K.
    Journal of Optical Communications, 2020, 41 (03) : 235 - 239
  • [32] Designing efficient online testable reversible adders with new reversible gate
    Thaphyal, Himanshu
    Vinod, A. P.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1085 - 1088
  • [33] Design of a Reversible ALU based on Novel Programmable Reversible Logic Gate Structures
    Morrison, Matthew
    Ranganathan, Nagarajan
    2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 126 - 131
  • [34] Reliable Design of Reversible Universal Gate Based on QCA
    Safoev, N.
    Jeon, J. C.
    ADVANCED SCIENCE LETTERS, 2017, 23 (10) : 9818 - 9823
  • [35] Design of Novel Reversible Logic Gate with Enhanced Traits
    Singh, Mayank Kumar
    Nakkeeran, Rangaswamy
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTING AND INFORMATICS (ICICI 2017), 2017, : 202 - 205
  • [36] Towards the Design of Fault Tolerant Reversible Circuits Components of ALU using New PCMF Gate
    Saligram, Rakshith
    Rakshith, T. R.
    2013 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2013, : 862 - 867
  • [37] A new design for XOR gate-based reversible double Feynman gate in nano-scale quantum-dots
    Huang X.
    Yan G.
    Yang X.
    Optik, 2023, 278
  • [38] VLSI Implementation of Fault Tolerance Multiplier based on Reversible Logic Gate
    Ahmadl, Nabihah
    Mokhtar, Ahmad Hakimi
    Othman, Nurmiza Binti
    Soon, Chin Fhong
    Ab Rahman, Ab Al Hadi
    INTERNATIONAL RESEARCH AND INNOVATION SUMMIT (IRIS2017), 2017, 226
  • [39] Implementation of two-qubit reversible SWAP gate in Photonic crystal
    Sarfaraj, Mir Nadim
    Mukhopadhyay, Sourangshu
    OPTICS COMMUNICATIONS, 2025, 579
  • [40] Implementation of Area Efficient Fredkin Gate for Compact Reversible QCA Circuit
    Erniyazov, S.
    Jeon, J. C.
    ADVANCED SCIENCE LETTERS, 2017, 23 (10) : 10092 - 10096