Design Analysis & Implementation of a New Reversible Ciirc Gate

被引:0
|
作者
Krishnaveni, D. [1 ,2 ]
Priya, M. Geetha [3 ]
机构
[1] Visvesvaraya Technol Univ, RRC, Jnana Sangama, Belagavi, India
[2] Jyothy Inst Technol, Dept Elect & Commun Engn, Bengaluru, India
[3] Jyothy Inst Technol, Ctr Incubat Innovat Res & Consultancy, Bengaluru, India
来源
关键词
Basic gates; Universal gates; Reversible logic; low power CMOS; Quantum computing; UNIVERSAL GATE;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Reversible logic in quantum computing and nanotechnology provides solution to optimize the power and this technique can be put into use in a variety of low power applications such as optical computing, and CMOS VLSI design. All basic and universal gates can be used to design any logic network and they are the elementary building blocks of Integrated Circuits. In this paper, a reversible CIIRC (Combinational Innovation In Reversible Circuit) gate that generates basic (AND, OR, NOT, EXOR, EXNOR) and universal (NAND, NOR) gate outputs is proposed. Reversible CIIRC gate is unique and first of its kind to be available in reversible logic gates family as it can generate the outputs of all basic and universal gates with zero garbage outputs and only one constant input to select between basic or universal gate. The basic and universal gates design with reversible CIIRC gate has least constant inputs, garbage outputs, and number of reversible gates than other designs, thus optimizing and improving the efficiency of the proposed design. The proposed design is synthesized, simulated, logically verified and implemented using FPGA Spartan XC3S400-5PQ208. The simulation results and implementation validate the functionality of the reversible gate design. It is found that power dissipation and delay in reversible CIIRC is less compared to basic and universal gates using CMOS logic with a power reduction of around 93.4% at 180nm and 95% at 90nm CMOS process technologies respectively.
引用
收藏
页码:546 / 550
页数:5
相关论文
共 50 条
  • [11] A New CRL Gate as Super Class of Fredkin Gate to Design Reversible Quantum Circuits
    Thapliyal, Himanshu
    Bhatt, Apeksha
    Ranganathan, Nagarajan
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 1067 - 1070
  • [12] Design of Reversible Full subtractor using new Reversible EVNL gate for Low Power Applications
    Lakshmi, E. V. Naga
    Reddy, N. Siva Sankara
    2016 INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT), VOL 3, 2015, : 810 - 814
  • [13] New Design of Reversible Full Adder/Subtractor Using R Gate
    Rasha Montaser
    Ahmed Younes
    Mahmoud Abdel-Aty
    International Journal of Theoretical Physics, 2019, 58 : 167 - 183
  • [14] New Design of Reversible Full Adder/Subtractor Using R Gate
    Montaser, Rasha
    Younes, Ahmed
    Abdel-Aty, Mahmoud
    INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2019, 58 (01) : 167 - 183
  • [15] Multioperative reversible gate design with implementation of 1-bit full adder and subtractor along with energy dissipation analysis
    Riyaz, Sadat
    Naz, Syed Farah
    Sharma, Vijay Kumar
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (04) : 990 - 1012
  • [16] Design and Analysis of Two Dot One Electron QCA Ex-OR Gate in Logically Reversible Gate Design
    Ghosh, Mili
    Mukhopadhyay, Debarka
    Dutta, Paramartha
    2015 International Symposium on Advanced Computing and Communication (ISACC), 2015, : 272 - 277
  • [17] Reversible Comparator Circuit Using a New Reversible Gate
    Kalita, Gunajit
    Saikia, Navajit
    6TH INTERNATIONAL CONFERENCE ON COMPUTER & COMMUNICATION TECHNOLOGY (ICCCT-2015), 2015, : 419 - 423
  • [18] Design of Reversible Adders Using A Novel Reversible BKG Gate
    Bhuvana, B. P.
    Bhaaskaran, Kanchana V. S.
    PROCEEDINGS OF 2016 ONLINE INTERNATIONAL CONFERENCE ON GREEN ENGINEERING AND TECHNOLOGIES (IC-GET), 2016,
  • [19] Reversible Logic Gate Implementation as Switch Controlled Reversible Full Adder/Subtractor
    Gopal, Lenin
    Chowdhury, Adib Kabir
    Gopalai, Alpha Agape
    Singh, Ashutosh Kumar
    Madon, Bakri
    2014 IEEE INTERNATIONAL CONFERENCE ON CONTROL SYSTEM COMPUTING AND ENGINEERING, 2014,
  • [20] Reversible OR Logic gate design using DNA
    Roy, Pradipta
    Dey, Debarati
    Sinha, Swati
    De, Debashis
    PROCEEDINGS OF SEVENTH INTERNATIONAL CONFERENCE ON BIO-INSPIRED COMPUTING: THEORIES AND APPLICATIONS (BIC-TA 2012), VOL 1, 2013, 201 : 355 - +