VLSI implementation of efficient coder for deep space communication

被引:0
|
作者
Sofia, Jane J. [1 ]
Jayakumari, J. [1 ]
机构
[1] Noorul Islam Ctr Higher Educ, Dept Elect & Commun Engn, Thuckalay, Tamil Nadu, India
关键词
deep space communication; LT code;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the advent of the space age, deep space exploration increasingly has become an important strategic task for human beings. To carry out space exploration, it is necessary to launch many space detectors with a variety of purposes, so that it requires establishing effective communication between the detector, and between the detectors and the Earth, that is to carry out deep space communication. Deep space exploration has proven that deep space communication monitoring and controlling network plays an important role in the development of space. Its basic characteristic is that it involves a very large distance, and is more difficult comparing with other means of communication. Deep space communications require error correction codes able to reach extremely low bit-error-rates, possibly with a steep waterfall region and without error floor. Several schemes have been proposed in the literature to achieve these goals. Most of them rely on the concatenation of different codes that leads to high hardware implementation complexity and poor resource sharing. This work deals with the design, simulation and implementation of an efficient channel coder for deep space communication. In this paper, it is proposed to implement the channel encoder using LT coder. A significant characteristic of the LT code is rateless. It can be said that the code words create and launch ceaselessly like the fountain, until enough codes are received to restore raw data. Deep Space communications channel has a more abundant frequency bandwidth, allowing the use of encoding with lower frequency band utilization ratio and binary modulation method. Fountain code is a sparse matrix coding based on erasure channel. The system is realized using FPGA.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] Energy efficient turbo based space-time coder
    Zhu, YM
    Li, L
    Chakrabarti, C
    SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2003, : 35 - 40
  • [32] VLSI Implementation of BER Measurement for Wireless Communication System
    Saravanan, R.
    Saminadan, V.
    Thirunavukkarasu, V.
    2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
  • [33] VLSI Implementation of Error Correction Codes for Molecular Communication
    S. Pratap Singh
    Ruchi Rai
    Shashank Awasthi
    Dinesh Kumar Singh
    M. Lakshmanan
    Wireless Personal Communications, 2023, 130 : 2697 - 2713
  • [34] An efficient Multi-code LDPC Encoder for Deep Space Communication
    Yin, Ruijiang
    Zhang, Guohua
    Jia, Ke
    Qin, Yu
    2024 9TH INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION SYSTEMS, ICCCS 2024, 2024, : 772 - 776
  • [35] The VLSI Architecture and Implementation of a Low Complexity and Highly Efficient Configurable SVD Processor for MIMO Communication Systems
    Chen, Wei-Jhe
    Lai, Yu-An
    Shen, Chung-An
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2020, 39 (12) : 6231 - 6246
  • [36] VLSI Implementation of Error Correction Codes for Molecular Communication
    Singh, S. Pratap
    Rai, Ruchi
    Awasthi, Shashank
    Singh, Dinesh Kumar
    Lakshmanan, M.
    WIRELESS PERSONAL COMMUNICATIONS, 2023, 130 (04) : 2697 - 2713
  • [37] The VLSI Architecture and Implementation of a Low Complexity and Highly Efficient Configurable SVD Processor for MIMO Communication Systems
    Wei-Jhe Chen
    Yu-An Lai
    Chung-An Shen
    Circuits, Systems, and Signal Processing, 2020, 39 : 6231 - 6246
  • [38] A Hardware-Friendly Alternative to Softmax Function and Its Efficient VLSI Implementation for Deep Learning Applications
    Hsieh, Meng-Hsun
    Li, Xuan-Hong
    Huang, Yu -Hsiang
    Kuo, Pei-Hsuan
    Huang, Juinn-Dar
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [39] VLSI IMPLEMENTATION OF STATE-SPACE EQUATION SOLVER
    TSAY, SC
    JOU, IC
    INTERNATIONAL JOURNAL OF SYSTEMS SCIENCE, 1989, 20 (08) : 1441 - 1450
  • [40] VLSI implementation of state-space equation solver
    Tsay, Shuh-Chuan, 1600, (20):