VLSI implementation of efficient coder for deep space communication

被引:0
|
作者
Sofia, Jane J. [1 ]
Jayakumari, J. [1 ]
机构
[1] Noorul Islam Ctr Higher Educ, Dept Elect & Commun Engn, Thuckalay, Tamil Nadu, India
关键词
deep space communication; LT code;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the advent of the space age, deep space exploration increasingly has become an important strategic task for human beings. To carry out space exploration, it is necessary to launch many space detectors with a variety of purposes, so that it requires establishing effective communication between the detector, and between the detectors and the Earth, that is to carry out deep space communication. Deep space exploration has proven that deep space communication monitoring and controlling network plays an important role in the development of space. Its basic characteristic is that it involves a very large distance, and is more difficult comparing with other means of communication. Deep space communications require error correction codes able to reach extremely low bit-error-rates, possibly with a steep waterfall region and without error floor. Several schemes have been proposed in the literature to achieve these goals. Most of them rely on the concatenation of different codes that leads to high hardware implementation complexity and poor resource sharing. This work deals with the design, simulation and implementation of an efficient channel coder for deep space communication. In this paper, it is proposed to implement the channel encoder using LT coder. A significant characteristic of the LT code is rateless. It can be said that the code words create and launch ceaselessly like the fountain, until enough codes are received to restore raw data. Deep Space communications channel has a more abundant frequency bandwidth, allowing the use of encoding with lower frequency band utilization ratio and binary modulation method. Fountain code is a sparse matrix coding based on erasure channel. The system is realized using FPGA.
引用
收藏
页数:6
相关论文
共 50 条
  • [21] New implementation techniques of an efficient MPEG advanced audio coder
    Kurniawati, E
    Lau, CT
    Premkumar, B
    Absar, J
    George, S
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2004, 50 (02) : 655 - 665
  • [22] The VLSI design of AVS entropy coder
    Institute of Computing Technology, Chinese Acad. of Sci., Beijing 100190, China
    不详
    Jisuanji Yanjiu yu Fazhan, 2009, 5 (881-888):
  • [23] AN EFFICIENT VLSI IMPLEMENTATION OF LOGARITHMIC SIGNAL PROCESSORS
    STOURAITIS, T
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1540 - 1543
  • [24] Efficient VLSI implementation of multiplication in GF(2")
    Golofit, K
    2005 PhD Research in Microelectronics and Electronics, Vols 1 and 2, Proceedings, 2005, : 151 - 154
  • [25] Efficient MDCT Recursive Structure for VLSI Implementation
    Dahiya, Pragati
    Jain, Priyanka
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2020, 39 (03) : 1372 - 1386
  • [26] Moduli selection in RNS for efficient VLSI implementation
    Wang, W
    Swamy, MNS
    Ahmad, MO
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV: DIGITAL SIGNAL PROCESSING-COMPUTER AIDED NETWORK DESIGN-ADVANCED TECHNOLOGY, 2003, : 512 - 515
  • [27] VLSI implementation of a modified efficient SPIHT encoder
    Huang, Win-Bin
    Su, Alvin W. Y.
    Kuo, Yau-Hwang
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (12) : 3613 - 3622
  • [28] Efficient MDCT Recursive Structure for VLSI Implementation
    Pragati Dahiya
    Priyanka Jain
    Circuits, Systems, and Signal Processing, 2020, 39 : 1372 - 1386
  • [29] VLSI IMPLEMENTATION OF EFFICIENT IMAGE WATERMARKING ALGORITHM
    Dhanuka, Suraj Kumar
    Sachdeva, Priyam
    Shaikh, Sharukh S.
    Alevoor, Shashank
    2015 IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC), 2015, : 1002 - 1005
  • [30] An efficient VLSI implementation of distributed architecture for DWT
    Cao, Xixin
    Xie, Qingqing
    Peng, Chungan
    Wang, Qingchun
    Yu, Dunshan
    2006 IEEE WORKSHOP ON MULTIMEDIA SIGNAL PROCESSING, 2006, : 364 - +