FPGA digital down converter IP for SDR terminals

被引：0

作者：

Girau, G ^{[1
]}

Martina, M ^{[1
]}

Molino, A ^{[1
]}

Terreno, A ^{[1
]}

Vacca, F ^{[1
]}

机构：

[1] Politecn Torino, Dipartimento Elettron, CERCOM Ctr Multimedia Radio Commun, I-10129 Turin, Italy

来源：

THIRTY-SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS - CONFERENCE RECORD, VOLS 1 AND 2, CONFERENCE RECORD | 2002年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

During the past years, software platforms have proved a superior scalability with respect to hardware solutions. However, wireless communication rates can not be faced resorting only to software. Software Defined Radio paradigm will try to push reconfigurable blocks as near as possible to the antenna. The first block suitable in this implementation is the Digital Down Converter, needed to adapt higher antenna's data rate to Intermediate Frequency ones. In this paper a fully reconfigurable IP of a CIC filter; an economical class of multiplier-less filters, is proposed. FPGA implementation has lead to very satisfactory results: 135 MHz on a XCV100E.

引用

页码：1010 / 1014

页数：5

共 50 条

[31] Decentralized software distribution for SDR terminals
Dillinger, M
Becher, R
IEEE WIRELESS COMMUNICATIONS, 2002, 9 (02): : 20 - 25
[32] FPGA Prototyping of Digital RF Transmitter Employing Delta Sigma Modulation for SDR
Dahab, Mohamed A.
Shehata, Khaled A.
El Ramly, Salwa H.
Hamouda, Karim A.
NRSC: 2009 NATIONAL RADIO SCIENCE CONFERENCE: NRSC 2009, VOLS 1 AND 2, 2009, : 250 - 257
[33] Digital down converter based on Walsh transform for digital receiver
Bai Liyun
Wen Biyang
PROCEEDINGS OF 2007 INTERNATIONAL WORKSHOP ON SIGNAL DESIGN AND ITS APPLICATIONS IN COMMUNICATIONS, 2007, : 219 - +
[34] Design of digital down converter of mini SAR
Wang H.-X.
Li G.
Xing M.-D.
Zhang S.-H.
Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2010, 32 (02): : 485 - 489
[35] The loss of down converter for digital radar receiver
Jang, Youn-Hui
Shin, Hyun-Ik
Lee, Bum-Suk
Kim, Jeong-Hwan
Kim, Whan-Woo
NEW ASPECTS OF SIGNAL PROCESSING AND WAVELETS, 2008, : 140 - +
[36] Design and implementation of digital down converter for Homenet
Institute of Microelectronics, Peking University, Beijing 100871, China
Beijing Daxue Xuebao Ziran Kexue Ban, 2006, 5 (690-695):
[37] A Multihit Time-to-Digital Converter Architecture on FPGA
Amiri, Amir Mohammad
Boukadoum, Mounir
Khouas, Abdelhakim
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2009, 58 (03) : 530 - 540
[38] Reconfigurable digital controller for a buck converter based on FPGA
Milanovic, Miro
Truntic, Mitja
Slibar, Primoz
Dolinar, Drago
MICROELECTRONICS RELIABILITY, 2007, 47 (01) : 150 - 154
[39] Nonuniformly Controlled Analog-to-Digital Converter for SDR Multistandard Radio Receiver
Ben-Romdhane, Manel
Rebai, Chiheb
Ghazel, Adel
Desgreys, Patricia
Loumeau, Patrick
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (12) : 862 - 866
[40] Design and Implementation of a Reconfigurable Digital Down Converter for 4G Systems Using MATLAB and FPGA- A Review
Amulya, K.
Sadashivappa, G.
2018 CONFERENCE ON EMERGING DEVICES AND SMART SYSTEMS (ICEDSS), 2018, : 265 - 268

← 1 2 3 4 5 →