FPGA digital down converter IP for SDR terminals

被引：0
|
作者：
Girau, G [1 ]
Martina, M [1 ]
Molino, A [1 ]
Terreno, A [1 ]
Vacca, F [1 ]
机构：
[1] Politecn Torino, Dipartimento Elettron, CERCOM Ctr Multimedia Radio Commun, I-10129 Turin, Italy
来源：
THIRTY-SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS - CONFERENCE RECORD, VOLS 1 AND 2, CONFERENCE RECORD | 2002年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
During the past years, software platforms have proved a superior scalability with respect to hardware solutions. However, wireless communication rates can not be faced resorting only to software. Software Defined Radio paradigm will try to push reconfigurable blocks as near as possible to the antenna. The first block suitable in this implementation is the Digital Down Converter, needed to adapt higher antenna's data rate to Intermediate Frequency ones. In this paper a fully reconfigurable IP of a CIC filter; an economical class of multiplier-less filters, is proposed. FPGA implementation has lead to very satisfactory results: 135 MHz on a XCV100E.
引用
收藏
页码：1010 / 1014
页数：5
相关论文
共 50 条
  • [21] Paper title: a highly efficient implementation of fractional sample rate digital down converter on FPGA
    Datta D.
    Dutta H.S.
    International Journal of Information Technology, 2023, 15 (1) : 101 - 106
  • [22] Implementation of High-performance Multi-structure Digital Down Converter Based on FPGA
    Zhuo Zhi-hai
    Li Shan-ge
    Li Wen-guang
    Liu Ben-lu
    Zhang Ze-chao
    PROCEEDINGS OF 2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING (ICSP) VOLS 1-3, 2012, : 31 - 35
  • [23] Research and Implementation for Quadrature Digital Down Converter of Low Intermediate Frequency Signal Based on FPGA
    Kang Jun-min
    INFORMATION TECHNOLOGY AND INTELLIGENT TRANSPORTATION SYSTEMS, VOL 1, 2017, 454 : 693 - 705
  • [24] Wideband digital SSB down converter
    Shanghai Observatory, Chinese Academy of Sciences, Shanghai 200030, China
    不详
    Tien Tzu Hsueh Pao, 2006, 11 (1978-1980):
  • [25] Novel iterative Digital Down Converter
    MalmirChegini, M.
    Haghshenas, Hamed
    Marvasti, F.
    ICT-MICC: 2007 IEEE INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND MALAYSIA INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 442 - 445
  • [26] Design of a Low Power Digital Down Converter for 802.16m-4G WiMAX on FPGA
    Rupanagudi, Sudhir Rao
    Bhat, Varsha G.
    Hemalatha, S. G.
    Bhavana, N.
    Archana, M.
    Chandrika, B. V.
    Ashwini, R.
    Torvi, Keerti G.
    Darshan, S. R.
    Abhilash, B. G.
    Anil, K. S.
    Swamy, Vinayak K. M.
    2014 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2014, : 2303 - 2308
  • [27] Design and Analysis of Digital Filter in Digital down Converter
    Xie, Xiaoming
    Huang, Huimeng
    MATERIALS SCIENCE AND INFORMATION TECHNOLOGY, PTS 1-8, 2012, 433-440 : 2844 - 2849
  • [28] An interpolating time-to-digital converter on an FPGA
    V. A. Chulkov
    A. V. Medvedev
    Instruments and Experimental Techniques, 2009, 52 : 788 - 792
  • [29] An interpolating time-to-digital converter on an FPGA
    Chulkov, V. A.
    Medvedev, A. V.
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 2009, 52 (06) : 788 - 792
  • [30] Implementing WCDMA Digital Up Converter In FPGA
    Zawawi, N. M.
    Ain, M. F.
    Hassan, S. I. S.
    Zakariya, M. A.
    Hui, C. Y.
    Hussin, R.
    2008 IEEE INTERNATIONAL RF AND MICROWAVE CONFERENCE, PROCEEDINGS, 2008, : 90 - 94
12345