FPGA digital down converter IP for SDR terminals

被引：0
|
作者：
Girau, G [1 ]
Martina, M [1 ]
Molino, A [1 ]
Terreno, A [1 ]
Vacca, F [1 ]
机构：
[1] Politecn Torino, Dipartimento Elettron, CERCOM Ctr Multimedia Radio Commun, I-10129 Turin, Italy
来源：
THIRTY-SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS - CONFERENCE RECORD, VOLS 1 AND 2, CONFERENCE RECORD | 2002年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
During the past years, software platforms have proved a superior scalability with respect to hardware solutions. However, wireless communication rates can not be faced resorting only to software. Software Defined Radio paradigm will try to push reconfigurable blocks as near as possible to the antenna. The first block suitable in this implementation is the Digital Down Converter, needed to adapt higher antenna's data rate to Intermediate Frequency ones. In this paper a fully reconfigurable IP of a CIC filter; an economical class of multiplier-less filters, is proposed. FPGA implementation has lead to very satisfactory results: 135 MHz on a XCV100E.
引用
收藏
页码：1010 / 1014
页数：5
相关论文
共 50 条
  • [1] A Programmable Digital Down-Converter for SDR Receivers
    Yu, Qian
    Chi, Bao-Yong
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1539 - 1541
  • [2] The Design of Digital Down Converter Based On FPGA
    Zhang, Qingxiang
    Su, Xiaoxiao
    2012 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING (WICOM), 2012,
  • [3] High Efficient Polyphase Digital Down Converter on FPGA
    Debarshi Datta
    Himadri Sekhar Dutta
    Circuits, Systems, and Signal Processing, 2021, 40 : 5787 - 5798
  • [4] High Efficient Polyphase Digital Down Converter on FPGA
    Datta, Debarshi
    Dutta, Himadri Sekhar
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (11) : 5787 - 5798
  • [5] The SIMULINK modeling and FPGA realization of Digital down converter
    He, Hong
    Sha, De-Peng
    Sun, Hong
    NEW TRENDS AND APPLICATIONS OF COMPUTER-AIDED MATERIAL AND ENGINEERING, 2011, 186 : 131 - 135
  • [6] Design and FPGA Implementation of Flexible and Efficiency Digital Down Converter
    Wu Changrui
    Kong Chao
    Xie Shigen
    Cai Huizhi
    2010 IEEE 10TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS (ICSP2010), VOLS I-III, 2010, : 438 - +
  • [7] FPGA-Based Digital Down Converter for GSM Application
    Datta, Debarshi
    Mitra, Partha
    Dutta, Himadri Sekhar
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2020), 2020, : 299 - 303
  • [8] FPGA implementation of Digital Down Converter using CORDIC algorithm
    Agarwal, Ashok
    Lakshmi, B.
    INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEM DESIGN, 2013, 8760
  • [9] Design and Implementation of WDF for Digital Down Converter on FPGA for LTE Application
    Mani, Rashmi M.
    Rasheed, Abdul Imran
    2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRONICS, COMPUTERS AND COMMUNICATIONS (ICAECC), 2014,
  • [10] AREA AND POWER-EFFICIENT RECONFIGURABLE DIGITAL DOWN CONVERTER ON FPGA
    Datta, Debarshi
    Dutta, Himadri Sekhar
    FACTA UNIVERSITATIS-SERIES ELECTRONICS AND ENERGETICS, 2022, 35 (02) : 243 - 252
12345