High level synthesis with multiple supply voltages for energy and combined peak power minimization

被引:0
|
作者
Zhao, Zhen [1 ]
Bian, Jinian [2 ]
Liu, Zhipeng [2 ]
Wang, Yunfeng [2 ]
Zhao, Kang [2 ]
机构
[1] Peking Univ, Sch Math Sci, Dept Informat Sci, Beijing 100871, Peoples R China
[2] Tsinghua Univ, Dept Comp Sci & Technol, EDA Lab, Beijing 100084, Peoples R China
基金
中国国家自然科学基金;
关键词
low power; high level synthesis; mulptiple supply voltages; ILP; power distribution;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Low-power design is one of the dominant consideration for certain circuits, and energy consumption as well as power distribution are two important measurements. In this paper we propose ILP-based high-level synthesis with multi-cycling and multiple supply voltages scheme, which focuses on energy reduction and combined peak power minimization. Experimental results show that our scheme can efficiently reduce the total energy, and obtain an improved power distribution in both temporal and spatial directions by cycle peak power and module peak power simultaneously optimizing.
引用
收藏
页码:864 / +
页数:2
相关论文
共 50 条
  • [31] A low-power design method using multiple supply voltages
    Igarashi, M
    Usami, K
    Nogami, K
    Minami, F
    Kawasaki, Y
    Aoki, T
    Takano, M
    Mizuno, C
    Ishikawa, T
    Kanazawa, M
    Sonoda, S
    Ichida, M
    Hatanaka, N
    1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 36 - 41
  • [32] On-chip power distribution grids with multiple supply voltages for high-performance integrated circuits
    Popovich, Mikhail
    Friedman, Eby G.
    Sotman, Michael
    Kolodny, Avinoam
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (07) : 908 - 921
  • [33] MH4 : multiple-supply-voltages aware high-level synthesis for high-integrated and high-frequency circuits for HDR architectures
    Abe, Shin-ya
    Shi, Youhua
    Yanagisawa, Masao
    Togawa, Nozomu
    IEICE ELECTRONICS EXPRESS, 2012, 9 (17): : 1414 - 1422
  • [34] A Power Supply Achieving Titanium Level Efficiency for a Wide Range of Input Voltages
    Konrad, Werner
    Deboy, Gerald
    Muetze, Annette
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017, 32 (01) : 117 - 127
  • [35] A Power Supply Reaching Titanium Level Efficiency for a Wide Range of Input Voltages
    Konrad, Werner
    Rainer, Christian
    Deboy, Gerald
    Muetze, Annette
    2013 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2013, : 3398 - 3405
  • [36] A provably good approximation optimization using multiple algorithm for power supply voltages
    Liu, Hung-Yi
    Lee, Wan-Ping
    Chang, Yao-Wen
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 887 - +
  • [37] Scheduling and Partitioning Schemes for Low Power Designs Using Multiple Supply Voltages
    Ling Wang
    Yingtao Jiang
    Henry Selvaraj
    The Journal of Supercomputing, 2006, 35 : 93 - 113
  • [38] Methods for minimizing dynamic power consumption in synchronous designs with multiple supply voltages
    Chabini, N
    Chabini, I
    Aboulhamid, EM
    Savaria, Y
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (03) : 346 - 351
  • [39] Scheduling and partitioning schemes for low power designs using multiple supply voltages
    Wang, L
    Jiang, YT
    Selvaraj, H
    JOURNAL OF SUPERCOMPUTING, 2006, 35 (01): : 93 - 113
  • [40] Simultaneous Peak Temperature and Average Power Minimization during Behavioral Synthesis
    Krishnan, Vyas
    Katkoori, Srinivas
    22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, : 419 - 424