A provably good approximation optimization using multiple algorithm for power supply voltages

被引:9
|
作者
Liu, Hung-Yi [1 ]
Lee, Wan-Ping [1 ]
Chang, Yao-Wen [1 ,2 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan
关键词
power optimization; multiple supply voltages;
D O I
10.1109/DAC.2007.375289
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Multiple supply voltages (MSV's) provide an effective technique for power optimization. This paper addresses a voltage partitioning problem arising in MSV design during high-level synthesis. We point out a theoretical mistake in a recent publication and prove that the partitioning problem is NP-hard. Despite its NP-hardness, we propose an efficient alpha(2)-approximation algorithm for the problem, where a is the constant ratio of the maximum to the minimum voltages. Compared with the previous work that runs in O(dn(2)) time, the time complexity of our algorithm is only O(dkn), where d, k, and n are respectively the numbers of voltages employed in the final designs (i.e., voltage domains), available supply voltages in the technology library, and functional units. Note that both d and k can be considered as small constants for practical applications. Experimental results show that our algorithm can achieve 36-255X run-time speedups than the recent work, with the same power reduction.
引用
收藏
页码:887 / +
页数:2
相关论文
共 50 条
  • [1] Optimization of Power Delivery Network Design for Multiple Supply Voltages
    Pan, Siming
    Achkir, Brice
    2013 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2013, : 333 - 337
  • [2] A fast algorithm for power optimization using multiple voltages in data path synthesis
    Huang, JF
    Bian, JN
    Liu, ZP
    Wang, YF
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 902 - 905
  • [3] A system level memory power optimization technique using multiple supply and threshold voltages
    Ishihara, T
    Asada, K
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 456 - 461
  • [4] Low power scheduling method using multiple supply voltages
    Tsai, Kun-Lin
    Lee, Ju-Yueh
    Ruan, Shanq-Jang
    Lai, Feipei
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5295 - +
  • [5] Simultaneous peak and average power optimization in synchronous sequential designs using retiming and multiple supply voltages
    Allam, A. K.
    Ramanujam, J.
    2006 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2006, : 173 - +
  • [6] On gate level power optimization using dual-supply voltages
    Chen, CH
    Srivastava, A
    Sarrafzadeh, M
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (05) : 616 - 629
  • [7] A PROVABLY GOOD APPROXIMATION ALGORITHM FOR OPTIMAL-TIME TRAJECTORY PLANNING
    DONALD, B
    XAVIER, P
    PROCEEDINGS - 1989 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION, VOL 1-3, 1989, : 958 - 963
  • [8] Determining schedules for reducing power consumption using multiple supply voltages
    Chabini, N
    Aboulhamid, EM
    Savaria, Y
    2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS, 2001, : 546 - 552
  • [9] A low-power design method using multiple supply voltages
    Igarashi, M
    Usami, K
    Nogami, K
    Minami, F
    Kawasaki, Y
    Aoki, T
    Takano, M
    Mizuno, C
    Ishikawa, T
    Kanazawa, M
    Sonoda, S
    Ichida, M
    Hatanaka, N
    1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 36 - 41
  • [10] Power optimization in data-path scheduling and binding with multiple supply voltages and threshold voltages by simulated annealing
    Huang, JF
    Bian, JN
    Liu, ZP
    Wang, YF
    2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2005, : 1370 - 1374