Optimization of Power Delivery Network Design for Multiple Supply Voltages

被引:0
|
作者
Pan, Siming [1 ]
Achkir, Brice [1 ]
机构
[1] Cisco Syst Inc, San Jose, CA 95134 USA
关键词
Power Integrity; Simultaneous Switching Noise; Target Impedance; Decoupling Capacitor Optimization;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Great power demands and low-power techniques have increased the requirements on the power delivery network, especially with multiple supply voltages. In this paper, methods for optimizing decoupling capacitor allocation and placement for multiple power nets are presented. Based on a physics-based circuit model extraction for the PCB-PDN structures, a two-level optimization procedure is proposed. First, stackup and potential locations and patterns for power and ground vias are optimized based on design guidelines. In the second step, distribution and allocation of decoupling capacitors are optimized targeting for the system-level PDN performance among multiple supply voltages by an integer linear programming (ILP) algorithm. The physical properties of the decoupling capacitors are described as circuit elements in the equivalent circuit model. Thus, instead of full-wave analysis, only efficient circuit simulations are needed in the optimization process. The proposed optimization methods are applied in a complex system including integrated circuit with multiple supply voltages. Compared to the original unoptimized design, the optimized PDN impedance for the worst designed power nets improved 400% with the same cost of decoupling.
引用
收藏
页码:333 / 337
页数:5
相关论文
共 50 条
  • [1] A low-power design method using multiple supply voltages
    Igarashi, M
    Usami, K
    Nogami, K
    Minami, F
    Kawasaki, Y
    Aoki, T
    Takano, M
    Mizuno, C
    Ishikawa, T
    Kanazawa, M
    Sonoda, S
    Ichida, M
    Hatanaka, N
    1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 36 - 41
  • [2] Power Optimization for Application-Specific 3D Network-on-Chip with Multiple Supply Voltages
    Wang, Kan
    Dong, Sheqin
    2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 362 - 367
  • [3] A provably good approximation optimization using multiple algorithm for power supply voltages
    Liu, Hung-Yi
    Lee, Wan-Ping
    Chang, Yao-Wen
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 887 - +
  • [4] Design of low-power domino circuits using multiple supply voltages
    Shieh, SJ
    Wang, JS
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 711 - 714
  • [5] Power optimization in data-path scheduling and binding with multiple supply voltages and threshold voltages by simulated annealing
    Huang, JF
    Bian, JN
    Liu, ZP
    Wang, YF
    2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2005, : 1370 - 1374
  • [6] A system level memory power optimization technique using multiple supply and threshold voltages
    Ishihara, T
    Asada, K
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 456 - 461
  • [7] Incremental Power Optimization for Multiple Supply Voltage Design
    Ma, Yuchun
    Qiu, Xiang
    He, Xiangqing
    Hong, Xianlong
    ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 280 - +
  • [8] PROGRAMMABLE VOLTAGES FOR EVALUATING MULTIPLE POWER SUPPLY SYSTEMS
    Xie, Steven
    Wei, Karl
    Croke, Claire
    ELECTRONICS WORLD, 2012, 118 (1918): : 32 - 35
  • [9] Decoupling capacitors for power distribution systems with multiple power supply voltages
    Popovich, M
    Friedman, EG
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 331 - 334
  • [10] Low power scheduling method using multiple supply voltages
    Tsai, Kun-Lin
    Lee, Ju-Yueh
    Ruan, Shanq-Jang
    Lai, Feipei
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5295 - +