Optimization of Power Delivery Network Design for Multiple Supply Voltages

被引:0
|
作者
Pan, Siming [1 ]
Achkir, Brice [1 ]
机构
[1] Cisco Syst Inc, San Jose, CA 95134 USA
关键词
Power Integrity; Simultaneous Switching Noise; Target Impedance; Decoupling Capacitor Optimization;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Great power demands and low-power techniques have increased the requirements on the power delivery network, especially with multiple supply voltages. In this paper, methods for optimizing decoupling capacitor allocation and placement for multiple power nets are presented. Based on a physics-based circuit model extraction for the PCB-PDN structures, a two-level optimization procedure is proposed. First, stackup and potential locations and patterns for power and ground vias are optimized based on design guidelines. In the second step, distribution and allocation of decoupling capacitors are optimized targeting for the system-level PDN performance among multiple supply voltages by an integer linear programming (ILP) algorithm. The physical properties of the decoupling capacitors are described as circuit elements in the equivalent circuit model. Thus, instead of full-wave analysis, only efficient circuit simulations are needed in the optimization process. The proposed optimization methods are applied in a complex system including integrated circuit with multiple supply voltages. Compared to the original unoptimized design, the optimized PDN impedance for the worst designed power nets improved 400% with the same cost of decoupling.
引用
收藏
页码:333 / 337
页数:5
相关论文
共 50 条
  • [31] Low Power Design method in High Level Synthesis with Multiple Voltages
    Wei, Chen
    Li, Guangshun
    Zhang, Xiujuan
    ICIEA 2010: PROCEEDINGS OF THE 5TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOL 3, 2010, : 157 - +
  • [32] Evaluation of multiple supply and threshold voltages for low-power FinFET circuit synthesis
    Mishra, Prateek
    Muttreja, Anish
    Jha, Niraj K.
    2008 IEEE INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, 2008, : 77 - 84
  • [33] High level synthesis with multiple supply voltages for energy and combined peak power minimization
    Zhao, Zhen
    Bian, Jinian
    Liu, Zhipeng
    Wang, Yunfeng
    Zhao, Kang
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 864 - +
  • [34] Low-Power FinFET Circuit Synthesis Using Multiple Supply and Threshold Voltages
    Mishra, Prateek
    Muttreja, Anish
    Jha, Niraj K.
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2009, 5 (02)
  • [35] Low-power field-programmable VLSI using multiple supply voltages
    Chong, W
    Hariyama, M
    Kameyama, M
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (12) : 3298 - 3305
  • [36] Minimizing Core Supply Noise in a Power Delivery Network by Optimization of Decoupling Capacitors using Simulated Annealing
    Tripathi, Jai Narayan
    Damle, Pratik
    Malik, Rakesh
    2017 IEEE 21ST WORKSHOP ON SIGNAL AND POWER INTEGRITY (SPI), 2017,
  • [37] Energy minimization using multiple supply voltages
    Chang, JM
    Pedram, M
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (04) : 436 - 443
  • [38] Energy minimization using multiple supply voltages
    Chang, JM
    Pedram, M
    1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 157 - 162
  • [39] Energy minimization using multiple supply voltages
    Univ of Southern California, Los Angeles, United States
    IEEE Trans Very Large Scale Integr VLSI Syst, 4 (436-443):
  • [40] A fast algorithm for power optimization using multiple voltages in data path synthesis
    Huang, JF
    Bian, JN
    Liu, ZP
    Wang, YF
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 902 - 905