High level synthesis with multiple supply voltages for energy and combined peak power minimization

被引：0

作者：

Zhao, Zhen ^{[1
]}

Bian, Jinian ^{[2
]}

Liu, Zhipeng ^{[2
]}

Wang, Yunfeng ^{[2
]}

Zhao, Kang ^{[2
]}

机构：

[1] Peking Univ, Sch Math Sci, Dept Informat Sci, Beijing 100871, Peoples R China

[2] Tsinghua Univ, Dept Comp Sci & Technol, EDA Lab, Beijing 100084, Peoples R China

来源：

2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS | 2006年

基金：

中国国家自然科学基金;

关键词：

low power; high level synthesis; mulptiple supply voltages; ILP; power distribution;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Low-power design is one of the dominant consideration for certain circuits, and energy consumption as well as power distribution are two important measurements. In this paper we propose ILP-based high-level synthesis with multi-cycling and multiple supply voltages scheme, which focuses on energy reduction and combined peak power minimization. Experimental results show that our scheme can efficiently reduce the total energy, and obtain an improved power distribution in both temporal and spatial directions by cycle peak power and module peak power simultaneously optimizing.

引用

页码：864 / +

页数：2

共 50 条

[1] Energy minimization using multiple supply voltages
Chang, JM
Pedram, M
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (04) : 436 - 443
[2] Energy minimization using multiple supply voltages
Chang, JM
Pedram, M
1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 157 - 162
[3] Energy minimization using multiple supply voltages
Univ of Southern California, Los Angeles, United States
IEEE Trans Very Large Scale Integr VLSI Syst, 4 (436-443):
[4] High level synthesis for peak power minimization using ILP
Shiue, WT
IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2000, : 103 - 112
[5] Low Power Design method in High Level Synthesis with Multiple Voltages
Wei, Chen
Li, Guangshun
Zhang, Xiujuan
ICIEA 2010: PROCEEDINGS OF THE 5TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOL 3, 2010, : 157 - +
[6] An Energy-efficient High-level Synthesis Algorithm Incorporating Interconnection Delays and Dynamic Multiple Supply Voltages
Abe, Shin-ya
Shi, Youhua
Usami, Kimiyoshi
Yanagisawa, Masao
Togawa, Nozomu
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[7] An Energy-efficient High-level Synthesis Algorithm Incorporating Interconnection Delays and Dynamic Multiple Supply Voltages
Abe, Shin-ya
Shi, Youhua
Usami, Kimiyoshi
Yanagisawa, Masao
Togawa, Nozomu
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[8] Floorplan Driven Architecture and High-Level Synthesis Algorithm for Dynamic Multiple Supply Voltages
Abe, Shin-ya
Shi, Youhua
Usami, Kimiyoshi
Yanagisawa, Masao
Togawa, Nozomu
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2013, E96A (12) : 2597 - 2611
[9] Energy minimization of system pipelines using multiple voltages
Qu, G
Kirovski, D
Potkonjak, M
Srivastava, MB
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 362 - 365
[10] Synthesis scheme for low power designs with multiple supply voltages by tabu search
Wang, L
Jiang, YT
Selvaraj, H
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 261 - 264

← 1 2 3 4 5 →