High level synthesis with multiple supply voltages for energy and combined peak power minimization

被引：0

作者：

Zhao, Zhen ^{[1
]}

Bian, Jinian ^{[2
]}

Liu, Zhipeng ^{[2
]}

Wang, Yunfeng ^{[2
]}

Zhao, Kang ^{[2
]}

机构：

[1] Peking Univ, Sch Math Sci, Dept Informat Sci, Beijing 100871, Peoples R China

[2] Tsinghua Univ, Dept Comp Sci & Technol, EDA Lab, Beijing 100084, Peoples R China

来源：

2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS | 2006年

基金：

中国国家自然科学基金;

关键词：

low power; high level synthesis; mulptiple supply voltages; ILP; power distribution;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Low-power design is one of the dominant consideration for certain circuits, and energy consumption as well as power distribution are two important measurements. In this paper we propose ILP-based high-level synthesis with multi-cycling and multiple supply voltages scheme, which focuses on energy reduction and combined peak power minimization. Experimental results show that our scheme can efficiently reduce the total energy, and obtain an improved power distribution in both temporal and spatial directions by cycle peak power and module peak power simultaneously optimizing.

引用

页码：864 / +

页数：2

共 50 条

[21] Modified force-directed scheduling for peak and average power optimization using multiple supply-voltages
Allam, A. K.
Ramanujam, J.
2006 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2006, : 183 - +
[22] Decoupling capacitors for power distribution systems with multiple power supply voltages
Popovich, M
Friedman, EG
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 331 - 334
[23] Optimization of Power Delivery Network Design for Multiple Supply Voltages
Pan, Siming
Achkir, Brice
2013 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2013, : 333 - 337
[24] Gate-level voltage scaling for low-power design using multiple supply voltages
Yeh, C
Chang, MC
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1999, 146 (06): : 334 - 339
[25] Low power scheduling method using multiple supply voltages
Tsai, Kun-Lin
Lee, Ju-Yueh
Ruan, Shanq-Jang
Lai, Feipei
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5295 - +
[26] An alternative to supply DC voltages with high power factor
García, O
Cobos, JA
Prieto, R
Alou, P
Uceda, J
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1999, 46 (04) : 703 - 709
[27] Simulated annealing-based high-level synthesis methodology for reliable and energy-aware application specific integrated circuit designs with multiple supply voltages
Dilek, Selma
Tosun, Suleyman
Cakin, Alperen
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2023, 51 (10) : 4897 - 4938
[28] On gate level power optimization using dual-supply voltages
Chen, CH
Srivastava, A
Sarrafzadeh, M
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (05) : 616 - 629
[29] Determining schedules for reducing power consumption using multiple supply voltages
Chabini, N
Aboulhamid, EM
Savaria, Y
2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS, 2001, : 546 - 552
[30] Algorithm for achieving minimum energy consumption in CMOS circuits using multiple supply and threshold voltages at the module level
Dhillon, YS
Diril, AU
Chatterjee, A
Lee, HHS
ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 693 - 700

← 1 2 3 4 5 →