High level synthesis for peak power minimization using ILP

被引:19
|
作者
Shiue, WT [1 ]
机构
[1] Arizona State Univ, Dept Elect Engn, Ctr Low Power Elect, Tempe, AZ 85287 USA
关键词
D O I
10.1109/ASAP.2000.862382
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The work presented in this paper focuses on behavioral level power optimization. Specifically, we address the problem of scheduling a data-flow graph under latency constraints. We have developed an integer linear program (ILP) model and a modified force-directed scheduling (MFDS) that minimize the peak power while satisfying timing constraints. Our integer linear programming method extends the traditional ILP approach that minimizes resources to include peak power consideration while adding extensions for multi-cycle and pipelined arithmetic components. In our benchmark results, the peak power is reduced after scheduling based on ILP method and MFDS algorithm and is reduced significantly after scheduling and pipelining are both applied. The results obtained by the heuristic-based algorithms (MFDS) match very well with those obtained by the integer linear programming (ILP) methods. While the results obtained by heuristic-based algorithm are approximate, the results obtained by the integer linear programming methods are optimal. But the heuristic-based algorithm is faster than the integer linear programming methods.
引用
收藏
页码:103 / 112
页数:10
相关论文
共 50 条
  • [1] An ILP approach to surge current minimization in high-level synthesis
    Huang, Shih-Hsu
    Yeh, Jheng-Fu
    Cheng, Chun-Hua
    IEICE ELECTRONICS EXPRESS, 2009, 6 (14): : 979 - 985
  • [2] High level synthesis with multiple supply voltages for energy and combined peak power minimization
    Zhao, Zhen
    Bian, Jinian
    Liu, Zhipeng
    Wang, Yunfeng
    Zhao, Kang
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 864 - +
  • [3] ILP models for energy and transient power minimization during behavioral synthesis
    Mobanty, SP
    Ranganathan, N
    Chappidi, SK
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 745 - 748
  • [4] Power fluctuation minimization during behavioral synthesis using ILP-based datapath scheduling
    Mohanty, SP
    Ranganathan, N
    Chappidi, SK
    21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 441 - 443
  • [5] ILP models for simultaneous energy and transient power minimization during behavioral synthesis
    Mohanty, SP
    Ranganathan, N
    Chappidi, SK
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2006, 11 (01) : 186 - 212
  • [6] ILP method for memory mapping,in high-level synthesis
    Zhou, HF
    Lin, ZH
    Cao, W
    MICROELECTRONICS RELIABILITY, 2003, 43 (07) : 1163 - 1167
  • [7] On Determination of Instantaneous Peak and Cycle Peak Switching using ILP
    Gulve, Rohini
    Hage, Nihar
    Tudu, Jaynarayan
    2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
  • [8] Natural Computation for Optimal Scheduling with ILP Modeling in High Level Synthesis
    Shilpa, K. C.
    LakshmiNarayana, C.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES, ICICT 2014, 2015, 46 : 167 - 175
  • [9] ILP-based Modulo Scheduling for High-level Synthesis
    Oppermann, Julian
    Koch, Andreas
    Reuter-Oppermann, Melanie
    Sinnen, Oliver
    2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), 2016,
  • [10] An ILP formulation for reliability-oriented high-level synthesis
    Tosun, S
    Ozturk, O
    Mansouri, N
    Arvas, E
    Kandemir, M
    Xie, Y
    Hung, WL
    6th International Symposium on Quality Electronic Design, Proceedings, 2005, : 364 - 369