ILP method for memory mapping,in high-level synthesis

被引：0
|
作者：
Zhou, HF [1 ]
Lin, ZH [1 ]
Cao, W [1 ]
机构：
[1] Shanghai Jiao Tong Univ, Dept Elect Engn, Shanghai 200030, Peoples R China
来源：
MICROELECTRONICS RELIABILITY | 2003年 / 43卷 / 07期
关键词：
D O I：
10.1016/S0026-2714(03)00136-7
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 0-1 integer linear programming (ILP) technique is used to solve memory-mapping problems in high-level synthesis, which synthesizes the source memory using one or more memory modules from a target memory library at a higher level. This method can not only perform bit-width mapping and word mapping, but it can also perform port mapping at the same time. Experimental results indicate that ILP approach is an effective method for memory reuse in high-level synthesis. (C) 2003 Elsevier Ltd. All rights reserved.
引用
收藏
页码：1163 / 1167
页数：5
相关论文
共 50 条
  • [1] Memory allocation and mapping in high-level synthesis - An integrated approach
    Seo, J
    Kim, T
    Panda, PR
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (05) : 928 - 938
  • [2] An ILP approach to surge current minimization in high-level synthesis
    Huang, Shih-Hsu
    Yeh, Jheng-Fu
    Cheng, Chun-Hua
    IEICE ELECTRONICS EXPRESS, 2009, 6 (14): : 979 - 985
  • [3] ILP-based Modulo Scheduling for High-level Synthesis
    Oppermann, Julian
    Koch, Andreas
    Reuter-Oppermann, Melanie
    Sinnen, Oliver
    2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), 2016,
  • [4] An ILP formulation for reliability-oriented high-level synthesis
    Tosun, S
    Ozturk, O
    Mansouri, N
    Arvas, E
    Kandemir, M
    Xie, Y
    Hung, WL
    6th International Symposium on Quality Electronic Design, Proceedings, 2005, : 364 - 369
  • [5] High-Level Synthesis of Transactional Memory
    Ragheb, Omar
    Anderson, Jason H.
    2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2021, : 481 - 486
  • [6] Algorithm of array partitioning and fast address mapping for memory high-level synthesis
    Han, S., 2000, Chinese Institute of Electronics (28):
  • [7] High-level synthesis of an enhanced connex memory
    Hascsi, Z
    Mitu, B
    Petre, M
    Stefan, G
    CAS '96 PROCEEDINGS - 1996 INTERNATIONAL SEMICONDUCTOR CONFERENCE, 19TH EDITION, VOLS 1 AND 2, 1996, : 163 - 166
  • [8] A Dynamic Memory Allocation Library for High-Level Synthesis
    Giamblanco, Nicholas V.
    Anderson, Jason H.
    2019 29TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2019, : 314 - 320
  • [9] Memory Partitioning for Multidimensional Arrays in High-level Synthesis
    Wang, Yuxin
    Li, Peng
    Zhang, Peng
    Zhang, Chen
    Cong, Jason
    2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [10] Memory Aware Design Optimisation for High-Level Synthesis
    André Bannwart Perina
    Jürgen Becker
    Vanderlei Bonato
    Journal of Signal Processing Systems, 2024, 96 (11) : 651 - 671
12345