ILP method for memory mapping,in high-level synthesis

被引：0
|
作者：
Zhou, HF [1 ]
Lin, ZH [1 ]
Cao, W [1 ]
机构：
[1] Shanghai Jiao Tong Univ, Dept Elect Engn, Shanghai 200030, Peoples R China
来源：
MICROELECTRONICS RELIABILITY | 2003年 / 43卷 / 07期
关键词：
D O I：
10.1016/S0026-2714(03)00136-7
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 0-1 integer linear programming (ILP) technique is used to solve memory-mapping problems in high-level synthesis, which synthesizes the source memory using one or more memory modules from a target memory library at a higher level. This method can not only perform bit-width mapping and word mapping, but it can also perform port mapping at the same time. Experimental results indicate that ILP approach is an effective method for memory reuse in high-level synthesis. (C) 2003 Elsevier Ltd. All rights reserved.
引用
收藏
页码：1163 / 1167
页数：5
相关论文
共 50 条
  • [31] High-level library mapping for memories
    Jha, PK
    Dutt, ND
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2000, 5 (03) : 566 - 603
  • [32] High-level technology mapping for memories
    Zhou, HF
    Lin, ZH
    Cao, W
    COMPUTING AND INFORMATICS, 2003, 22 (05) : 427 - 438
  • [33] Fast Mapping-Based High-Level Synthesis of Pipelined Circuits
    Li, Chaofan
    Sapatnekar, Sachin S.
    Hu, Jiang
    PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 33 - 38
  • [34] High-level synthesis under I/O timing and memory constraints
    Coussy, P
    Corre, G
    Bomel, P
    Senn, E
    Martin, E
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 680 - 683
  • [35] Leveraging Emerging Nonvolatile Memory in High-Level Synthesis with Loop Transformations
    Li, Shuangchen
    Li, Ang
    Zhe, Yuan
    Liu, Yongpan
    Li, Peng
    Sun, Guangyu
    Wang, Yu
    Yang, Huazhong
    Xie, Yuan
    2015 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2015, : 61 - 66
  • [36] Tile Size Selection for Optimized Memory Reuse in High-Level Synthesis
    Liu, Junyi
    Wickerson, John
    Constantinides, George A.
    2017 27TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2017,
  • [37] High-level Synthesis of Memory Bound and Irregular Parallel Applications with Bambu
    Castellana, Vito Giovanni
    Tumeo, Antonino
    Ferrandi, Fabrizio
    2014 IEEE HOT CHIPS 26 SYMPOSIUM (HCS), 2014,
  • [38] High-level Synthesis Method Using Semi-programmable Hardware for C Program with Memory Access
    Yamawaki, Akira
    Iwane, Masahiko
    ENGINEERING LETTERS, 2011, 19 (01) : 50 - 56
  • [39] Optimizing Memory Hierarchy Allocation with Loop Transformations for High-Level Synthesis
    Cong, Jason
    Zhang, Peng
    Zou, Yi
    2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 1229 - 1234
  • [40] COSMOS: Coordination of High-Level Synthesis and Memory Optimization for Hardware Accelerators
    Piccolboni, Luca
    Mantovani, Paolo
    Di Guglielmo, Giuseppe
    Carloni, Luca P.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2017, 16
12345