ILP method for memory mapping,in high-level synthesis

被引：0
|
作者：
Zhou, HF [1 ]
Lin, ZH [1 ]
Cao, W [1 ]
机构：
[1] Shanghai Jiao Tong Univ, Dept Elect Engn, Shanghai 200030, Peoples R China
来源：
MICROELECTRONICS RELIABILITY | 2003年 / 43卷 / 07期
关键词：
D O I：
10.1016/S0026-2714(03)00136-7
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 0-1 integer linear programming (ILP) technique is used to solve memory-mapping problems in high-level synthesis, which synthesizes the source memory using one or more memory modules from a target memory library at a higher level. This method can not only perform bit-width mapping and word mapping, but it can also perform port mapping at the same time. Experimental results indicate that ILP approach is an effective method for memory reuse in high-level synthesis. (C) 2003 Elsevier Ltd. All rights reserved.
引用
收藏
页码：1163 / 1167
页数：5
相关论文
共 50 条
  • [41] Memory Partitioning-Based Modulo Scheduling for High-level Synthesis
    Lu, Tianyi
    Yin, Shouyi
    Yao, Xianqing
    Xie, Zhicong
    Liu, Leibo
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2671 - 2674
  • [42] Logic-level mapping of high-level faults
    Fummi, F
    Marconcini, C
    Pravadelli, G
    INTEGRATION-THE VLSI JOURNAL, 2005, 38 (03) : 467 - 490
  • [43] Description method for high-level synthesis of histogram generation and their evaluation
    Yamasaki M.
    Yamawaki A.
    IEIE Transactions on Smart Processing and Computing, 2019, 8 (03): : 178 - 185
  • [44] Validating High-Level Synthesis
    Kundu, Sudipta
    Lerner, Sorin
    Gupta, Rajesh
    COMPUTER AIDED VERIFICATION, 2008, 5123 : 459 - 472
  • [45] OPTIMIZATIONS IN HIGH-LEVEL SYNTHESIS
    ROSENSTIEL, W
    MICROPROCESSING AND MICROPROGRAMMING, 1986, 18 (1-5): : 347 - 352
  • [46] HIGH-LEVEL SYNTHESIS - A TUTORIAL
    WU, ACH
    LIN, YL
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1995, E78D (03) : 209 - 218
  • [47] ALGORITHMS FOR HIGH-LEVEL SYNTHESIS
    PAULIN, PG
    KNIGHT, JP
    IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (06): : 18 - 31
  • [48] Introduction to high-level synthesis
    Gajski, Daniel D.
    Ramachandran, Loganath
    IEEE Design and Test of Computers, 1600, 11 (04): : 44 - 54
  • [49] A new method for gene synthesis and its high-level expression
    Cao, Shi-shu
    Hu, Zhi-qiu
    JOURNAL OF MICROBIOLOGICAL METHODS, 2009, 79 (01) : 106 - 110
  • [50] A high-level synthesis method for weakly testable data baths
    Inoue, M
    Higashimura, T
    Noda, K
    Masuzawa, T
    Fujiwara, H
    SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 40 - 45
12345