ILP method for memory mapping,in high-level synthesis

被引：0

作者：

Zhou, HF ^{[1
]}

Lin, ZH ^{[1
]}

Cao, W ^{[1
]}

机构：

[1] Shanghai Jiao Tong Univ, Dept Elect Engn, Shanghai 200030, Peoples R China

来源：

MICROELECTRONICS RELIABILITY | 2003年 / 43卷 / 07期

关键词：

D O I：

10.1016/S0026-2714(03)00136-7

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 0-1 integer linear programming (ILP) technique is used to solve memory-mapping problems in high-level synthesis, which synthesizes the source memory using one or more memory modules from a target memory library at a higher level. This method can not only perform bit-width mapping and word mapping, but it can also perform port mapping at the same time. Experimental results indicate that ILP approach is an effective method for memory reuse in high-level synthesis. (C) 2003 Elsevier Ltd. All rights reserved.

引用

页码：1163 / 1167

页数：5

共 50 条

[21] Nonvolatile Memory Allocation and Hierarchy Optimization for High-Level Synthesis
Li, Shuangchen
Li, Ang
Liu, Yongpan
Xie, Yuan
Yang, Huazhong
2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 166 - 171
[22] High-Level Synthesis of Memory Systems for Decoupled Data Orchestration
Usui, Masayuki
Takamaeda-Yamazaki, Shinya
APPLIED RECONFIGURABLE COMPUTING. ARCHITECTURES, TOOLS, AND APPLICATIONS, ARC 2023, 2023, 14251 : 3 - 18
[23] High-level synthesis of distributed logic-memory architectures
Huang, C
Ravi, S
Raghunathan, A
Jha, NK
IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 564 - 571
[24] HIGH-LEVEL SYNTHESIS
PAWLAK, A
MICROPROCESSING AND MICROPROGRAMMING, 1992, 35 (1-5): : 261 - 261
[25] Adaptive FPGAS: High-level architecture and a synthesis method
Manohararajah, Valavan
Brown, Stephen D.
Vranesic, Zvonko G.
2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 267 - 274
[26] Automatic cache partitioning method for high-level synthesis
Jones, Bryant
Hanna, Darrin M.
MICROPROCESSORS AND MICROSYSTEMS, 2019, 67 : 71 - 81
[27] A formal verification method of scheduling in high-level synthesis
Karfa, C.
Mandal, C.
Sarkar, D.
Pentakota, S. R.
Reade, Chris
ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 71 - +
[28] A HIGH-LEVEL DATAPATH SYNTHESIS METHOD FOR PIPELINED STRUCTURES
ARATO, P
BERES, I
RUCINSKI, A
DAVIS, R
TORBERT, R
MICROELECTRONICS JOURNAL, 1994, 25 (03) : 237 - 247
[29] Verification method of dataflow algorithms in high-level synthesis
Chiang, Tsung-Hsi
Dung, Lan-Rong
JOURNAL OF SYSTEMS AND SOFTWARE, 2007, 80 (08) : 1256 - 1270
[30] High-Level Synthesis Design for Stencil Computations on FPGA with High Bandwidth Memory
Du, Changdao
Yamaguchi, Yoshiki
ELECTRONICS, 2020, 9 (08) : 1 - 19

← 1 2 3 4 5 →