High level synthesis for peak power minimization using ILP

被引:19
|
作者
Shiue, WT [1 ]
机构
[1] Arizona State Univ, Dept Elect Engn, Ctr Low Power Elect, Tempe, AZ 85287 USA
关键词
D O I
10.1109/ASAP.2000.862382
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The work presented in this paper focuses on behavioral level power optimization. Specifically, we address the problem of scheduling a data-flow graph under latency constraints. We have developed an integer linear program (ILP) model and a modified force-directed scheduling (MFDS) that minimize the peak power while satisfying timing constraints. Our integer linear programming method extends the traditional ILP approach that minimizes resources to include peak power consideration while adding extensions for multi-cycle and pipelined arithmetic components. In our benchmark results, the peak power is reduced after scheduling based on ILP method and MFDS algorithm and is reduced significantly after scheduling and pipelining are both applied. The results obtained by the heuristic-based algorithms (MFDS) match very well with those obtained by the integer linear programming (ILP) methods. While the results obtained by heuristic-based algorithm are approximate, the results obtained by the integer linear programming methods are optimal. But the heuristic-based algorithm is faster than the integer linear programming methods.
引用
收藏
页码:103 / 112
页数:10
相关论文
共 50 条
  • [21] Peak power minimization through datapath scheduling
    Mohanty, SP
    Ranganathan, N
    Chappidi, SK
    ISVLSI 2003: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW TRENDS AND TECHNOLOGIES FOR VLSI SYSTEMS DESIGN, 2003, : 121 - 126
  • [22] Power Scheduling for MSE Minimization with Peak and Average Power Constraints
    Nguyen, Duy H. N.
    Long Bao Le
    Tho Le-Ngoc
    2014 48TH ANNUAL CONFERENCE ON INFORMATION SCIENCES AND SYSTEMS (CISS), 2014,
  • [23] Accurate TSV Number Minimization in High-Level Synthesis
    Lee, Chih-Hung
    Huang, Shih-Hsu
    Cheng, Chun-Hua
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2011, 27 (05) : 1527 - 1543
  • [24] Circuit-based preprocessing of ILP and its applications in leakage minimization and power estimation
    Chai, D
    Kuehlmann, A
    IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2004, : 387 - 392
  • [25] High-level power minimization of analog sensor interface architectures
    Donnay, S
    Gielen, G
    Sansen, W
    INTEGRATED COMPUTER-AIDED ENGINEERING, 1998, 5 (04) : 303 - 314
  • [26] Low-power high-level synthesis using latches
    Yang, WS
    Park, IC
    Kyung, CM
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 462 - 465
  • [27] Quantitative Performance and Power Analysis of LTE using High Level Synthesis
    Liang, Yun
    Wang, Shuo
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [28] Power-conscious high level synthesis using loop folding
    Kim, DH
    Choi, KY
    DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 441 - 445
  • [29] A SAT BASED SCHEDULING TECHNIQUE FOR PEAK POWER MINIMIZATION
    Jangra, Vikas
    Chandrakar, Khushbu
    Roy, Suchismita
    3RD INTERNATIONAL CONFERENCE ON RECENT TRENDS IN COMPUTING 2015 (ICRTC-2015), 2015, 57 : 929 - 935
  • [30] On Minimization of Peak Power for Scan Circuit during Test
    Tudu, Jaynarayan T.
    Larsson, Erik
    Singh, Virendra
    Agrawal, Vishwani D.
    ETS 2009: EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 25 - +