Parasitic Resistance Modeling and Optimization for 10nm-node FinFET

被引:0
|
作者
Duan, Xicheng [1 ]
Lu, Peng [1 ]
Li, Weicong [1 ]
Woo, Jason C. S. [1 ]
机构
[1] Univ Calif Los Angeles, Dept Elect & Comp Engn, Los Angeles, CA 90095 USA
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A TCAD-based study on the parasitic resistance (R-parasitics) of 10nm FinFET is perfolined. A total parasitic resistance of 1490 Omega/Fin is extracted using calibrated physical models, and the components of the R-parasitics are evaluated. It is observed that by introducing wraparound contact and highly doped source/drain, contact resistance (R-contact) of lOnm FinFET is well minimized and current crowding in the fin is suppressed. It is also found that the resistance of the lightly doped spacer region (R-spacer) constitutes more than 50% of total R-parasitics and can be optimized by introducing highly doped segments. With the optimized doping profile in the spacer, drain current (I-D) and intrinsic gain (A(V)) can be improved by 11% and 16%, respectively. In the case for 7nm-node FinFET, it was concluded that further R-contact reduction is also needed to optimize its perfounance.
引用
收藏
页码:107 / 110
页数:4
相关论文
共 50 条
  • [1] Design optimization of nanoscale electrothermal transport in 10 nm SOI FinFET technology node
    Rezgui, Houssem
    Nasri, Faouzi
    Nastasi, Giovanni
    Ben Aissa, Mohamed Fadhel
    Rahmouni, Salah
    Romano, Vittorio
    Belmabrouk, Hafedh
    Guizani, Amen Allah
    JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2020, 53 (49)
  • [2] Modeling FinFET Metal Gate Stack Resistance for 14nm Node and Beyond
    Miyaguchi, Kenichi
    Parvais, Bertrand
    Ragnarsson, Lars-Ake
    Wambacq, Piet
    Raghavan, Praveen
    Mercha, Abdelkarim
    Mocuta, Anda
    Verkest, Diederik
    Thean, Aaron
    2015 INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2015,
  • [3] Modeling of FinFET Parasitic Source/Drain Resistance With Polygonal Epitaxy
    Kim, JungHun
    Huynh, Hai Au
    Kim, SoYoung
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (05) : 2072 - 2079
  • [4] A Study of FinFET Device Optimization and PPA Analysis at 5 nm Node
    Luo, Xin
    Ding, Yu
    Shang, Enming
    Sun, Jie
    Hu, Shaojian
    Chen, Shoumian
    Zhao, Yuhang
    2020 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2020 (CSTIC 2020), 2020,
  • [5] FinFET-Based Inverter Design and Optimization at 7 Nm Technology Node
    J. Jena
    D. Jena
    E. Mohapatra
    S. Das
    T. P. Dash
    Silicon, 2022, 14 : 10781 - 10794
  • [6] Gate double patterning strategies for 10nm node FinFET devices
    Hody, Hubert
    Paraschiv, Vasile
    Hellin, David
    Vandeweyer, Tom
    Boccardi, Guillaume
    Xu, Kaidong
    ADVANCED ETCH TECHNOLOGY FOR NANOPATTERNING III, 2014, 9054
  • [7] Gate double patterning strategies for 10-nm node FinFET devices
    Hody, Hubert
    Paraschiv, Vasile
    Hellin, David
    Vandeweyer, Tom
    Boccardi, Guillaume
    Xu, Kaidong
    JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2015, 14 (01):
  • [8] FinFET-Based Inverter Design and Optimization at 7 Nm Technology Node
    Jena, J.
    Jena, D.
    Mohapatra, E.
    Das, S.
    Dash, T. P.
    SILICON, 2022, 14 (16) : 10781 - 10794
  • [9] Sensitivity Analysis for SoC Performance Benchmark Against Interconnect Parasitic Resistance and Capacitance Beyond 10-nm FinFET Technology
    Ichihashi, Motoi
    Zeng, Jia
    Zemke, Cole
    Lin, Irene
    Northrop, Greg
    Jin, Ning
    Kye, Jongwook
    2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2016, : 271 - 274
  • [10] Quantum Transport Based Simulation and Design Optimization of a 10 nm FinFET
    Sabry, Yasser M.
    Abdolkader, Tarek M.
    Farouk, Wael Fikry
    DTIS: 2009 4TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, PROCEEDINGS, 2009, : 125 - +