共 50 条
- [2] Modeling FinFET Metal Gate Stack Resistance for 14nm Node and Beyond 2015 INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2015,
- [4] A Study of FinFET Device Optimization and PPA Analysis at 5 nm Node 2020 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2020 (CSTIC 2020), 2020,
- [5] FinFET-Based Inverter Design and Optimization at 7 Nm Technology Node Silicon, 2022, 14 : 10781 - 10794
- [6] Gate double patterning strategies for 10nm node FinFET devices ADVANCED ETCH TECHNOLOGY FOR NANOPATTERNING III, 2014, 9054
- [7] Gate double patterning strategies for 10-nm node FinFET devices JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2015, 14 (01):
- [9] Sensitivity Analysis for SoC Performance Benchmark Against Interconnect Parasitic Resistance and Capacitance Beyond 10-nm FinFET Technology 2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2016, : 271 - 274
- [10] Quantum Transport Based Simulation and Design Optimization of a 10 nm FinFET DTIS: 2009 4TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, PROCEEDINGS, 2009, : 125 - +