Parasitic Resistance Modeling and Optimization for 10nm-node FinFET

被引:0
|
作者
Duan, Xicheng [1 ]
Lu, Peng [1 ]
Li, Weicong [1 ]
Woo, Jason C. S. [1 ]
机构
[1] Univ Calif Los Angeles, Dept Elect & Comp Engn, Los Angeles, CA 90095 USA
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A TCAD-based study on the parasitic resistance (R-parasitics) of 10nm FinFET is perfolined. A total parasitic resistance of 1490 Omega/Fin is extracted using calibrated physical models, and the components of the R-parasitics are evaluated. It is observed that by introducing wraparound contact and highly doped source/drain, contact resistance (R-contact) of lOnm FinFET is well minimized and current crowding in the fin is suppressed. It is also found that the resistance of the lightly doped spacer region (R-spacer) constitutes more than 50% of total R-parasitics and can be optimized by introducing highly doped segments. With the optimized doping profile in the spacer, drain current (I-D) and intrinsic gain (A(V)) can be improved by 11% and 16%, respectively. In the case for 7nm-node FinFET, it was concluded that further R-contact reduction is also needed to optimize its perfounance.
引用
收藏
页码:107 / 110
页数:4
相关论文
共 50 条
  • [41] Characterization, modeling, and optimization of FinFET MOS varactors
    Dehan, M.
    Parvais, B.
    Subramanian, V.
    Gustin, C.
    Loo, J.
    Mercha, A.
    Decoutere, S.
    2007 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2007, : 28 - +
  • [42] FinFET based SRAMs in Sub-10nm domain
    Mohammed, Mahmood Uddin
    Nizam, Athiya
    Ali, Liaquat
    Chowdhury, Masud H.
    MICROELECTRONICS JOURNAL, 2021, 114
  • [43] Analysis of the Source/Drain Parasitic Resistance and Capacitance depending on geometry of FinFET
    Jay, Pathak
    Darji, A. D.
    2015 11TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2015, : 298 - 301
  • [44] Reliability Assessment of 10nm FinFET Process Technology
    Kim, Jin Ju
    Jin, Minjung
    Sagong, Hyunchul
    Pae, Sangwoo
    2018 25TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2018,
  • [45] Cryogenic Characterization and Modeling of 14 nm Bulk FinFET Technology
    Chabane, Asma
    Prathapan, Mridula
    Mueller, Peter
    Cha, Eunjung
    Francese, Pier Andrea
    Kossel, Marcel
    Morf, Thomas
    Zota, Cezar
    ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2021, : 67 - 70
  • [46] Parasitic Capacitance and Resistance Model Development and Optimization of Raised Source/Drain SOI FinFET Structure for Analog Circuit Applications
    Jain, Neeraj
    Raj, Balwinder
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2018, 13 (04) : 531 - 539
  • [47] Cryogenic Characterization and Modeling of 14 nm Bulk FinFET Technology
    Chabane, Asma
    Prathapan, Mridula
    Mueller, Peter
    Cha, Eunjung
    Francese, Pier Andrea
    Kossel, Marcel
    Morf, Thomas
    Zota, Cezar
    IEEE 51ST EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2021), 2021, : 67 - 70
  • [48] A 25-nm Gate-Length FinFET Transistor Module for 32nm Node
    Chang, Chang-Yun
    Lee, Tsung-Lin
    Wann, Clement
    Lai, Li-Shyue
    Chen, Hung-Ming
    Yeh, Chih-Chieh
    Chang, Chih-Sheng
    Ho, Chia-Cheng
    Sheu, Jyh-Cherng
    Kwok, Tsz-Mei
    Yuan, Feng
    Yu, Shao-Ming
    Hu, Chia-Feng
    Shen, Jeng-Jung
    Liu, Yi-Hsuan
    Chen, Chen-Ping
    Chen, Shin-Chih
    Chen, Li-Shiun
    Chen, Leo
    Chiu, Yuan-Hung
    Fu, Chu-Yun
    Huang, Ming-Jie
    Huang, Yu-Lien
    Hung, Shih-Ting
    Liaw, Jhon-Jhy
    Lin, Hsien-Chin
    Lin, Hsien-Hsin
    Lin, L. -T. S.
    Lin, Shyue-Shyh
    Mii, Yuh-Jier
    Ou-Yang, Eric
    Shieh, Ming-Feng
    Su, Chien-Chang
    Tai, Shih-Peng
    Tao, Hun-Jan
    Tsai, Ming-Huan
    Tseng, Kai-Ting
    Wang, Kin-Weng
    Wang, Shiang-Bau
    Xu, Jeff J.
    Yang, Fu-Kai
    Yang, Shu-Tine
    Yeh, Chen-Nan
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 268 - 271
  • [49] Study of Multicell Upsets in SRAM at a 5-nm Bulk FinFET Node
    Pieper, Nicholas J. J.
    Xiong, Yoni
    Feeley, Alexandra
    Pasternak, John
    Dodds, Nathaniel
    Ball, D. R.
    Bhuva, Bharat L. L.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2023, 70 (04) : 401 - 409
  • [50] FinFET SRAM Process Technology for hp32 nm node and beyond
    Yagishita, Atsushi
    2007 IEEE International Conference on Integrated Circuit Design and Technology, Proceedings, 2007, : 59 - 62