A Many-Ported and Shared Memory Architecture for High-Performance ADAS SoCs

被引：2
|
作者：
Luan, Hao [1 ]
Yao, Yu [1 ]
Huang, Chang [2 ]
机构：
[1] Horizon Robot, Shanghai 201210, Peoples R China
[2] Horizon Robot, Beijing 100094, Peoples R China
来源：
IEEE DESIGN & TEST | 2022年 / 39卷 / 06期
关键词：
ADAS; heterogeneous; Interconnect; Many Core SoC; Shared Memory;
D O I：
10.1109/MDAT.2022.3202997
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This article presents a shared memory architecture to enable high data throughput among multiple parallel accesses native to advanced driver assistance system (ADAS) applications. © 2013 IEEE.
引用
收藏
页码：5 / 15
页数：11
相关论文
共 50 条
  • [31] HIGH-PERFORMANCE COMPUTER ARCHITECTURE
    BHUYAN, LN
    FUTURE GENERATION COMPUTER SYSTEMS, 1995, 11 (06) : 501 - 502
  • [32] An Extensible, Data-Oriented Architecture for High-Performance, Many-World Simulation
    Shacklett, Brennan
    Rosenzweig, Luc Guy
    Xie, Zhiqiang
    Sarkar, Bidipta
    Szot, Andrew
    Wijmans, Erik
    Koltun, Vladlen
    Batra, Dhruv
    Fatahalian, Kayvon
    ACM TRANSACTIONS ON GRAPHICS, 2023, 42 (04):
  • [33] GPUdmm: A High-Performance and Memory-Oblivious GPU Architecture Using Dynamic Memory Management
    Kim, Youngsok
    Lee, Jaewon
    Jo, Jae-Eon
    Kim, Jangwoo
    2014 20TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA-20), 2014, : 546 - 557
  • [34] Exemplar S- and X-Class: 2nd generation of high-performance systems with a global shared memory architecture
    Baetke, FPE
    ADVANCES IN HIGH PERFORMANCE COMPUTING, 1997, 30 : 61 - 76
  • [35] A LOW-COST HIGH-PERFORMANCE 64-K SHARED MEMORY SYSTEM
    HORWOOD, JMK
    BAKER, J
    JOURNAL OF MICROCOMPUTER APPLICATIONS, 1985, 8 (01): : 27 - 33
  • [36] Energy-Efficient and High-Performance Software Architecture for Storage Class Memory
    Baek, Seungjae
    Choi, Jongmoo
    Lee, Donghee
    Noh, Sam H.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 12 (03)
  • [37] High-performance multi/many-core architectures with shared and private queues: Network processing approaches
    Falamarzi, Reza
    Bahrambeigy, Bahram
    Ahmadi, Mahmood
    Rajabzadeh, Amir
    JOURNAL OF HIGH SPEED NETWORKS, 2018, 24 (02) : 89 - 106
  • [38] A Context Saving Fault Tolerant Approach for a Shared Memory Many-Core Architecture
    Wachter, Eduardo
    Ventroux, Nicolas
    Moraes, Fernando G.
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1570 - 1573
  • [39] A 500-MHz MRAM Macro for High-performance SoCs
    Sakimura, Noboru
    Nebashi, Ryusuke
    Honjo, Hiroaki
    Saito, Shinsaku
    Kato, Yuko
    Sugibayashi, Tadahiko
    2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 261 - 264
  • [40] A universal high-performance analog interface for signal processing SOCs
    Fabris, EE
    Carro, L
    Bampi, S
    16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, 2003, : 137 - 142
12345