A Many-Ported and Shared Memory Architecture for High-Performance ADAS SoCs

被引：2
|
作者：
Luan, Hao [1 ]
Yao, Yu [1 ]
Huang, Chang [2 ]
机构：
[1] Horizon Robot, Shanghai 201210, Peoples R China
[2] Horizon Robot, Beijing 100094, Peoples R China
来源：
IEEE DESIGN & TEST | 2022年 / 39卷 / 06期
关键词：
ADAS; heterogeneous; Interconnect; Many Core SoC; Shared Memory;
D O I：
10.1109/MDAT.2022.3202997
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This article presents a shared memory architecture to enable high data throughput among multiple parallel accesses native to advanced driver assistance system (ADAS) applications. © 2013 IEEE.
引用
收藏
页码：5 / 15
页数：11
相关论文
共 50 条
  • [21] MulticoreBSP for C: A High-Performance Library for Shared-Memory Parallel Programming
    Yzelman, A. N.
    Bisseling, R. H.
    Roose, D.
    Meerbergen, K.
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2014, 42 (04) : 619 - 642
  • [22] POSH: Paris OpenSHMEM A High-Performance OpenSHMEM Implementation for Shared Memory Systems
    Coti, Camille
    2014 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE, 2014, 29 : 2422 - 2431
  • [23] A High-Performance Scalable Shared-Memory SVD Processor Architecture Based on Jacobi Algorithm and Batcher's Sorting Network
    Shahshahani, Seyed Mohamad Reza
    Mahdiani, Hamid Reza
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (06) : 1912 - 1924
  • [24] A High-Performance Reconfigurable Computing Architecture using a Magnetic Configuration Memory
    Silva, Victor
    Fernandes, Jorge R.
    Vestias, Mario P.
    Neto, Horacio C.
    2012 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2012,
  • [25] Configurable Emulated Shared Memory Architecture for general purpose MP-SOCs and NOC regions
    Forsell, Martti
    2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, 2009, : 163 - 172
  • [26] A new architecture for high-density high-performance SGT NOR Flash memory
    Kadowaki, Takuya
    Yamakawa, Yoshizumi
    Nakamura, Hiroki
    Kimura, Yasuo
    Niwano, Michio
    Masuoka, Fujio
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (06) : 551 - 555
  • [27] HIGH-PERFORMANCE MEMORY INTERFACE ARCHITECTURE FOR HIGH-DEFINITION VIDEO CODING APPLICATION
    Song, Joon-Ho
    Kim, Doo Hyun
    Kim, Do-Hyung
    Lee, Shi Hwa
    2010 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, 2010, : 3745 - 3748
  • [28] High-performance Multi/Many-core Network Processing Architectures with Shared and Private Queues
    Falamarzi, Reza
    Bahrambeigy, Bahram
    Ahmadi, Mahmood
    Rajabzade, Amir
    2015 7TH CONFERENCE ON INFORMATION AND KNOWLEDGE TECHNOLOGY (IKT), 2015,
  • [29] High-performance protocol architecture
    Dabbous, WS
    COMPUTER NETWORKS AND ISDN SYSTEMS, 1997, 29 (07): : 735 - 744
  • [30] HIGH-PERFORMANCE ARCHITECTURE ISSUES
    NICOLE, DA
    DECENTRALIZED AND DISTRIBUTED SYSTEMS, 1993, 39 : 23 - 30
12345