Investigation of Re-Program Scheme in Charge Trap-Based 3D NAND Flash Memory

被引:4
|
作者
Cheng, Ting [1 ,2 ,3 ]
Jia, Jianquan [1 ,2 ,3 ]
Jin, Lei [1 ,2 ,3 ]
Jia, Xinlei [1 ,2 ,3 ]
Xia, Shiyu [1 ,2 ,3 ]
Lu, Jianwei [3 ]
Li, Kaiwei [3 ]
Luo, Zhe [3 ]
Li, Da [3 ]
Liu, Hongtao [3 ]
Wang, Qiguang [3 ]
Zhang, An [3 ]
Yang, Daohong [3 ]
Huo, Zongliang [1 ,2 ,3 ]
机构
[1] Chinese Acad Sci, Inst Microelect, Beijing 100029, Peoples R China
[2] Univ Chinese Acad Sci, Acad Microelect, Beijing 100049, Peoples R China
[3] Yangtze Memory Technol Co Ltd, Wuhan 430205, Peoples R China
关键词
3D NAND flash; QLC; re-program; IVS; LM; FAILURE MECHANISMS; LATERAL MIGRATION;
D O I
10.1109/JEDS.2021.3081635
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Early retention or initial threshold voltage shift (IVS) is one of the key reliability challenges in charge trapping memory (CTM) based 3D NAND flash. Re-program scheme was introduced in quad-level-cell (QLC) NAND (Shibata et al., 2007, Lee et al., 2018, Shibata et al., 2019, and Khakifirooz et al., 2021), and the IVS improvement by re-program scheme was reported. In this work, it is found that re-program can suppress similar to 81% of IVS in 3D NAND, which is much more significant than that of 2D NAND similar to 50% (Chen et al., 2010). The mechanisms of IVS improvement by re-program scheme in 3D NAND are investigated. Both vertical de-trapping in the BE-tunneling oxide and charge lateral migration (LM) in the charge-trap layer are suppressed in re-program. Re-program is effective in vertical de-trapping suppression both in checker-board pattern (C/P) and solid-board pattern (S/P) cases, and is effective in LM suppression only in C/P case. Furthermore, the LM improvement by re-program scheme is more pronounced with gate length (Lg) and inter-gate space (Ls) scaling down, showing potential in the reliability improvement of advanced 3D NAND technologies.
引用
收藏
页码:640 / 644
页数:5
相关论文
共 50 条
  • [21] On the Reliability of Charge-Trap (CT) Type Three-dimensional (3D) NAND Flash Memory
    Chen, Jiezhi
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1212 - 1214
  • [22] Oxide Semiconductor based charge trap device for NAND flash memory
    Hwang, Eun Suk
    Kim, Jun Shik
    Jeon, Seok Min
    Lee, Seung-Jun
    Jang, Younjin
    Hwang, Cheol Seong
    2017 INTERNATIONAL CONFERENCE ON SEMICONDUCTOR TECHNOLOGY FOR ULTRA LARGE SCALE INTEGRATED CIRCUITS AND THIN FILM TRANSISTORS (ULSIC VS. TFT 6), 2017, 79 (01): : 157 - 165
  • [23] Investigation of Cell Variation Effect on Z-Interference in Charge-Trap-Based 3-D NAND Flash Memory
    Ahn, Sangmin
    Jo, Hyungjun
    Park, Sechun
    Kim, Jongwoo
    Shin, Hyungcheol
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2025, 72 (03) : 1141 - 1145
  • [24] Highly Stackable 3D Ferroelectric NAND Devices : Beyond the Charge Trap Based Memory
    Yoon, Sunghyun
    Hong, Sung-In
    Choi, Garam
    Kim, Daehyun
    Kim, Ildo
    Jeon, Seok Min
    Kim, Changhan
    Min, Kyunghoon
    2022 14TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW 2022), 2022, : 140 - 143
  • [25] Characterizing the Reliability and Threshold Voltage Shifting of 3D Charge Trap NAND Flash
    Liu, Weihua
    Wu, Fei
    Zhang, Meng
    Wang, Yifei
    Lu, Zhonghai
    Lu, Xiangfeng
    Xie, Changsheng
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 312 - 315
  • [26] Characterization Summary of Performance, Reliability, and Threshold Voltage Distribution of 3D Charge-Trap NAND Flash Memory
    Liu, Weihua
    Wu, Fei
    Chen, Xiang
    Zhang, Meng
    Wang, Yu
    Lu, Xiangfeng
    Xie, Changsheng
    ACM TRANSACTIONS ON STORAGE, 2022, 18 (02)
  • [27] Adaptive Pulse Programming Scheme for Improving the Vth Distribution and Program Performance in 3D NAND Flash Memory
    Du, Zhichao
    Li, Shuang
    Wang, Yu
    Fu, Xiang
    Liu, Fei
    Wang, Qi
    Huo, Zongliang
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2021, 9 : 102 - 107
  • [28] Investigation of Random Telegraph Noise Under Different Programmed Cell Vt Levels in Charge Trap Based 3D NAND Flash
    Jia, Xinlei
    Jin, Lei
    Zhou, Wen
    Lu, Jianwei
    Amoroso, Salvatore M.
    Brown, Andrew R.
    Lee, Ko-Hsin
    Asenov, Plamen
    Lin, Xi-Wei
    Liu, Hongtao
    Zhang, An
    Huo, Zongliang
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (06) : 878 - 881
  • [29] Investigation of Endurance Characteristics in 3-D nand Flash Memory With Trap Profile Analysis
    Jo, Hyungjun
    Kim, Jongwoo
    Cho, Yonggyu
    Shim, Hyunyoung
    Sim, Jaesung
    Shin, Hyungcheol
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (03) : 1852 - 1857
  • [30] Investigation of endurance degradation for 3-D charge trap NAND flash memory with bandgap-engineered tunneling oxide
    Kim, Jongwoo
    Jo, Hyungjun
    Cho, Yonggyu
    Shim, Hyunyoung
    Sim, Jaesung
    Shin, Hyungcheol
    IEICE ELECTRONICS EXPRESS, 2022, 19 (24): : 6 - 6