Investigation of Re-Program Scheme in Charge Trap-Based 3D NAND Flash Memory

被引:4
|
作者
Cheng, Ting [1 ,2 ,3 ]
Jia, Jianquan [1 ,2 ,3 ]
Jin, Lei [1 ,2 ,3 ]
Jia, Xinlei [1 ,2 ,3 ]
Xia, Shiyu [1 ,2 ,3 ]
Lu, Jianwei [3 ]
Li, Kaiwei [3 ]
Luo, Zhe [3 ]
Li, Da [3 ]
Liu, Hongtao [3 ]
Wang, Qiguang [3 ]
Zhang, An [3 ]
Yang, Daohong [3 ]
Huo, Zongliang [1 ,2 ,3 ]
机构
[1] Chinese Acad Sci, Inst Microelect, Beijing 100029, Peoples R China
[2] Univ Chinese Acad Sci, Acad Microelect, Beijing 100049, Peoples R China
[3] Yangtze Memory Technol Co Ltd, Wuhan 430205, Peoples R China
关键词
3D NAND flash; QLC; re-program; IVS; LM; FAILURE MECHANISMS; LATERAL MIGRATION;
D O I
10.1109/JEDS.2021.3081635
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Early retention or initial threshold voltage shift (IVS) is one of the key reliability challenges in charge trapping memory (CTM) based 3D NAND flash. Re-program scheme was introduced in quad-level-cell (QLC) NAND (Shibata et al., 2007, Lee et al., 2018, Shibata et al., 2019, and Khakifirooz et al., 2021), and the IVS improvement by re-program scheme was reported. In this work, it is found that re-program can suppress similar to 81% of IVS in 3D NAND, which is much more significant than that of 2D NAND similar to 50% (Chen et al., 2010). The mechanisms of IVS improvement by re-program scheme in 3D NAND are investigated. Both vertical de-trapping in the BE-tunneling oxide and charge lateral migration (LM) in the charge-trap layer are suppressed in re-program. Re-program is effective in vertical de-trapping suppression both in checker-board pattern (C/P) and solid-board pattern (S/P) cases, and is effective in LM suppression only in C/P case. Furthermore, the LM improvement by re-program scheme is more pronounced with gate length (Lg) and inter-gate space (Ls) scaling down, showing potential in the reliability improvement of advanced 3D NAND technologies.
引用
收藏
页码:640 / 644
页数:5
相关论文
共 50 条
  • [41] Space Program Scheme for 3-D NAND Flash Memory Specialized for the TLC Design
    Kang, Ho-Jung
    Choi, Nagyong
    Lee, Dong Hwan
    Lee, Tackhwi
    Chung, Sungyong
    Bae, Jong-Ho
    Park, Byung-Gook
    Lee, Jong-Ho
    2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2018, : 201 - 202
  • [42] A Novel Read Scheme for Read Disturbance Suppression in 3D NAND Flash Memory
    Zhang, Yu
    Jin, Lei
    Jiang, Dandan
    Zou, Xingqi
    Liu, Hongtao
    Huo, Zongliang
    IEEE ELECTRON DEVICE LETTERS, 2017, 38 (12) : 1669 - 1672
  • [43] System Performance Comparison of 3D Charge-Trap TLC NAND Flash and 2D Floating-Gate MLC NAND Flash Based SSDs
    Fukuchi, Mamoru
    Matsui, Chihiro
    Takeuchi, Ken
    IEICE TRANSACTIONS ON ELECTRONICS, 2020, E103C (04) : 161 - 170
  • [44] Program charge interference and mitigation in vertically scaled single and multiple-channel 3D NAND flash memory
    Verreck, D.
    Arreghini, A.
    Van den Bosch, G.
    Furnemont, A.
    Rosmeulen, M.
    2021 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2021), 2021, : 272 - 275
  • [45] Damage and optimization of program/erase operation in MANOS 3D NAND flash memory
    Fan, Yunjie
    Wang, Zhiqiang
    Yang, Shengwei
    Du, Cong
    Han, Kun
    He, Yi
    MICROELECTRONIC ENGINEERING, 2023, 278
  • [46] Electric Field Impact on Lateral Charge Diffusivity in Charge Trapping 3D NAND Flash Memory
    Lee, Juwon
    Seo, Junho
    Nam, Jeonghun
    Kim, YongLae
    Song, Ki-Whan
    Song, Jai Hyuk
    Choi, Woo Young
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [47] Electric Field Impact on Lateral Charge Diffusivity in Charge Trapping 3D NAND Flash Memory
    Lee, Juwon
    Seo, Junho
    Nam, Jeonghun
    Kim, YongLae
    Song, Ki-Whan
    Song, Jai Hyuk
    Choi, Woo Young
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [48] Modeling and Optimization of the Chip Level Program Disturbance of 3D NAND Flash Memory
    Yoo, HyunSeung
    Choi, EunSeok
    Oh, JungSeok
    Park, KyoungJin
    Jung, SungWook
    Kim, SeHoon
    Shim, KeonSoo
    Joo, HanSoo
    Jung, SungWook
    Jeon, KwangSun
    Seo, MoonSik
    Jang, YoonSoo
    Lee, SangBum
    Lee, JuYeab
    Oh, SangHyun
    Cho, GyuSeog
    Park, SungKye
    Lee, SeokKiu
    Hong, SungJoo
    2013 5TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), 2013, : 147 - 150
  • [49] A TCAD Study on Mechanism and Countermeasure for Program Characteristics Degradation of 3D Semicircular Charge Trap Flash Memory
    Kariya, N.
    Tsuda, M.
    Kurusu, T.
    Kondo, M.
    Nishitani, K.
    Tokuhira, H.
    Shimokawa, J.
    Yokota, Y.
    Tanimoto, H.
    Onoue, S.
    Shimada, Y.
    Kato, T.
    Hosotani, K.
    Arai, F.
    Fujiwara, M.
    Uchiyama, Y.
    Ohuchi, K.
    2020 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2020), 2020, : 161 - 164
  • [50] Investigation of Poly Silicon Channel Variation in Vertical 3D NAND Flash Memory
    Lee, Inyoung
    Kim, Dae Hwan
    Kang, Daewoong
    Cho, Il Hwan
    IEEE ACCESS, 2022, 10 : 108067 - 108074