Evaluating the Performances of Memristor, FinFET, and Graphene TFET in VLSI Circuit Design

被引:7
|
作者
Adesina, Naheem Olakunle [1 ]
Srivastava, Ashok [1 ]
Khan, Md Azmot Ullah [1 ]
机构
[1] Louisiana State Univ, Div Elect & Comp Engn, Baton Rouge, LA 70803 USA
来源
2021 IEEE 11TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC) | 2021年
关键词
FinFET; Graphene FET; Memristor; Phase noise; Ring Oscillator (RO); VLSI;
D O I
10.1109/CCWC51732.2021.9376125
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
There are limitations in CMOS transistor as the technology scales down. The problem of short channel effects (SCE) has become dominant, which causes the malfunction and failure of CMOS circuits. Various devices are proposed to continue extending Moore's law and the roadmap in semiconductor industry. Memristor is a two terminal passive device, which has proven to be compatible with MOSFET microfabrication processes and also offers some distinctive features. It is a nano-dimensional device, so it saves a lot of die area and consumes less power. Similarly, FinFET structure has aided in better electrostatic control of transistor channel. The leakage current and power are reduced, thus, it shows better performance than MOS transistor. FinFET exhibits temperature effect inversion (TEI) because its I-ON increases even at the superthreshold region. The integration of graphene nanoribbon (GNR) FET into IC design has shown a lot of improvements in terms of speed and power. In this work, we present the characteristics of GNRFET and design an inverter circuit using Cadence/Spectre. Following this, a three-stage ring oscillator (RO) is designed, and the results show that its center frequency is 30.2 GHz with a phase noise of -125.2dBc/Hz. In addition, it consumes 0.15 mW power, which makes it suitable for high frequency and low power applications. More so, the RO has a very good phase noise performance.
引用
收藏
页码:591 / 596
页数:6
相关论文
共 50 条
  • [1] Challenges and Solutions of the TFET Circuit Design
    Lin, Zhiting
    Chen, Panpan
    Ye, Le
    Yan, Xu
    Dong, Lanzhi
    Zhang, Shuguang
    Yang, Zhou
    Peng, Chunyu
    Wu, Xiulong
    Chen, Junning
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (12) : 4918 - 4931
  • [2] Design and Integration of Vertical TFET and Memristor for Better Realization of Logical Functions
    Singh, Jeetendra
    Singh, Shailendra
    Paras, Neha
    SILICON, 2023, 15 (02) : 783 - 792
  • [3] Design and Integration of Vertical TFET and Memristor for Better Realization of Logical Functions
    Jeetendra Singh
    Shailendra Singh
    Neha Paras
    Silicon, 2023, 15 : 783 - 792
  • [4] Memristor Based Adder Circuit Design
    Revanna, Nagaraja
    Swartzlander, Earl E., Jr.
    2016 50TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, 2016, : 162 - 166
  • [5] Width quantization aware FinFET circuit design
    Gu, Jie
    Keane, John
    Sapatnekar, Sachin
    Kim, Chris
    PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 337 - 340
  • [6] FinFET SRAM - Device and circuit design considerations
    Ananthan, H
    Bansal, A
    Roy, K
    ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, : 511 - 516
  • [7] WORST-CASE ANALYSIS AND OPTIMIZATION OF VLSI CIRCUIT PERFORMANCES
    DHARCHOUDHURY, A
    KANG, SM
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (04) : 481 - 492
  • [8] FinFET for mmWave - Technology and Circuit Design Challenges
    Callender, Steven
    Shin, Woorim
    Lee, Hyung-jin
    Pellerano, Stefano
    Hull, Christopher
    2018 IEEE BICMOS AND COMPOUND SEMICONDUCTOR INTEGRATED CIRCUITS AND TECHNOLOGY SYMPOSIUM (BCICTS), 2018, : 168 - 173
  • [9] A realistic methodology for the worst case analysis of VLSI circuit performances
    Lee, SH
    Kim, KH
    Park, JK
    Choi, CH
    Kong, JT
    Lee, WW
    Lee, WS
    Yoo, JH
    Cho, SI
    SISPAD '96 - 1996 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 1996, : 155 - 156
  • [10] Design of chaotic circuit based on Knowm memristor
    Wang, Fuping
    Wang, Faqiang
    ELECTRONICS LETTERS, 2024, 60 (15)