Radiation Hardness Study of LG=20 nm FinFET and Nanowire SRAM Through TCAD Simulation

被引:15
|
作者
Elwailly, Adam [1 ]
Saltin, Johan [1 ]
Gadlage, Matthew J. [2 ]
Hiu Yung Wong [1 ]
机构
[1] San Jose State Univ, Dept Elect Engn, San Jose, CA 95192 USA
[2] Naval Surface Warfare Ctr, Dept Global Deterrence & Def, Crane Div, Crane, IN 47522 USA
关键词
FinFET; nanosheet; nanowire (NW); radiation hardness; simulation; static random-access memory (SRAM); technology computer-aided design (TCAD);
D O I
10.1109/TED.2021.3067855
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Radiation hardness of FinFET and stacked nanowire (NW) static random-accessmemory (SRAM), with LG = 20 nm, which corresponds to high-density 5 nm technology node, is studied and compared using 3-D technology computer-aided design (TCAD) full cell domain simulation. Single FinFET and NW of similar total height are created using process simulation. Two types of NWs are studied, namely, high-performanceand low-powerNW, which has the same OFF-state and ON-state current as the FinFET, respectively. Device simulations are performed using transport parameters calibrated inMonteCarlo simulations. Radiation hardness of both n-type and p-type devices are simulatedby striking particles at various locations and directions when the transistors are at OFF-state. It is found that NW is more robust than FinFET in all strike locations and directions. Radiationstrikes are then applied to the OFF-state transistors in the SRAM at the most vulnerable positions. The SRAMs of both devices are designed to have similar noise margins for a fair comparison. It is found that NW SRAM is much more robust and can sustain two to three times higher linear energy transfer (LET) than FinFET SRAM in the most striking locations. Therefore, from a radiation robustness perspective, NW SRAM is preferred.
引用
收藏
页码:2289 / 2294
页数:6
相关论文
共 50 条
  • [21] Electron induced SEU and MBU sensitivity of 20-nm planar and 16-nm FinFET SRAM-based FPGA
    Augustin, G.
    Mauguet, M.
    Andrianjohany, N.
    Sukhaseum, N.
    Chatry, N.
    Bezerra, F.
    2020 20TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS 2020), 2022, : 42 - 49
  • [22] TCAD Simulation Study of the Single-Event Effects in Silicon Nanowire Transistors
    Liu, Biwei
    Liu, Fanyu
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2015, 15 (03) : 410 - 416
  • [23] Robust cryogenic ab-initio quantum transport simulation for LG=10 nm nanowire
    Jiao, Tom
    Wong, Hiu Yung
    SOLID-STATE ELECTRONICS, 2022, 197
  • [24] Electrical performance study of 25 nm Ω-FinFET under the influence of gamma radiation: A 3D simulation
    Rathod, S. S.
    Saxena, A. K.
    Dasgupta, S.
    MICROELECTRONICS JOURNAL, 2011, 42 (01) : 165 - 172
  • [25] Impact of Time-Zero and NBTI Variability on Sub-20nm FinFET Based SRAM at Low Voltages
    Goel, N.
    Dubey, P.
    Kawa, J.
    Mahapatra, S.
    2015 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2015,
  • [26] Study of Quantum and Classical Transport in 25 nm Omega FinFET under Gamma Radiation: 3D Simulation Study
    Rathod, S. S.
    Saxena, A. K.
    Dasgupta, S.
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2012, 7 (1-2): : 95 - 123
  • [27] Variability Aware Simulation Based Design-Technology Cooptimization (DTCO) Flow in 14 nm FinFET/SRAM Cooptimization
    Asenov, Asen
    Cheng, Binjie
    Wang, Xingsheng
    Brown, Andrew Robert
    Millar, Campbell
    Alexander, Craig
    Amoroso, Salvatore Maria
    Kuang, Jente B.
    Nassif, Sani R.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (06) : 1682 - 1690
  • [28] TCAD Simulation Study of Two Bit Storage Flash Memory using Conventional FinFET and Junctionless FET
    Srinivasan, R.
    Ambika, R.
    2012 IEEE INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2012, : 92 - 95
  • [29] Using pMOS Pass-Gates to Boost SRAM Performance by Exploiting Strain Effects in Sub-20-nm FinFET Technologies
    Royer, Pablo
    Lopez-Vallejo, Marisa
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2014, 13 (06) : 1226 - 1233
  • [30] Topological variation on sub-20 nm double-gate inversion and Junctionless-FinFET based 6T-SRAM circuits and its SEU radiation performance
    Nilamani, S.
    Chitra, P.
    Ramakrishnan, V. N.
    MICROELECTRONICS RELIABILITY, 2018, 82 : 11 - 19