Radiation Hardness Study of LG=20 nm FinFET and Nanowire SRAM Through TCAD Simulation

被引:15
|
作者
Elwailly, Adam [1 ]
Saltin, Johan [1 ]
Gadlage, Matthew J. [2 ]
Hiu Yung Wong [1 ]
机构
[1] San Jose State Univ, Dept Elect Engn, San Jose, CA 95192 USA
[2] Naval Surface Warfare Ctr, Dept Global Deterrence & Def, Crane Div, Crane, IN 47522 USA
关键词
FinFET; nanosheet; nanowire (NW); radiation hardness; simulation; static random-access memory (SRAM); technology computer-aided design (TCAD);
D O I
10.1109/TED.2021.3067855
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Radiation hardness of FinFET and stacked nanowire (NW) static random-accessmemory (SRAM), with LG = 20 nm, which corresponds to high-density 5 nm technology node, is studied and compared using 3-D technology computer-aided design (TCAD) full cell domain simulation. Single FinFET and NW of similar total height are created using process simulation. Two types of NWs are studied, namely, high-performanceand low-powerNW, which has the same OFF-state and ON-state current as the FinFET, respectively. Device simulations are performed using transport parameters calibrated inMonteCarlo simulations. Radiation hardness of both n-type and p-type devices are simulatedby striking particles at various locations and directions when the transistors are at OFF-state. It is found that NW is more robust than FinFET in all strike locations and directions. Radiationstrikes are then applied to the OFF-state transistors in the SRAM at the most vulnerable positions. The SRAMs of both devices are designed to have similar noise margins for a fair comparison. It is found that NW SRAM is much more robust and can sustain two to three times higher linear energy transfer (LET) than FinFET SRAM in the most striking locations. Therefore, from a radiation robustness perspective, NW SRAM is preferred.
引用
收藏
页码:2289 / 2294
页数:6
相关论文
共 50 条
  • [41] High-κ Dielectrics on 20nm FDSOI FinFET: Study on Analog and RF Performance
    Nikhil, G. P. V. Y.
    Dimri, Chinmay
    Mohanty, P. K.
    Saha, R.
    Routray, S.
    2020 IEEE CALCUTTA CONFERENCE (CALCON), 2020, : 102 - 105
  • [42] 3D-TCAD Simulation Study of the Novel T-FinFET Structure for Sub-14nm Metal-Oxide-Semiconductor Field-Effect Transistor
    Chou, Chen-Han
    Hsu, Chung-Chun
    Chung, Steve S.
    Chien, Chao-Hsin
    2015 SILICON NANOELECTRONICS WORKSHOP (SNW), 2015,
  • [43] Study of SEU of 28nm UTBB-FDSOI Device by Heavy Ions and TCAD Simulation
    Mei Bo
    Ge Yong
    Sun Yi
    Zhang Hongwei
    Zhao Xing
    Li Bo
    Liu Mengxin
    2018 IEEE 2ND INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEM AND SIMULATION (ICCSS 2018), 2018, : 5 - 8
  • [44] TCAD simulation of sub-10 nm high-k SOI GaN FinFET by implementing fin optimization approach for high-performance applications
    Rajawat, Vandana Singh
    Kumar, Ajay
    Choudhary, Bharat
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2025, 122 (01)
  • [45] Simulation study of multiple FIN FinFET design for 32nm technology node and beyond
    Wang, Xinlin
    Bryant, Andres
    Dokumaci, Omer
    Oldiges, Phil
    Haensch, Wilfried
    SISPAD 2007: SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2007, 2007, : 125 - +
  • [46] Characterization of a Novel 10T Low-Voltage SRAM Cell With High Read and Write Margin for 20nm FinFET Technology
    Limachia, Mitesh
    Viramgama, Pathik
    Thakker, Rajesh
    Kothari, Nikhil
    2017 30TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2017 16TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2017), 2017, : 309 - 314
  • [47] A 500 mV to 1.0 V 128 Kb SRAM in Sub 20 nm Bulk-FinFET using auto-adjustable write assist
    Dubey, Prashant
    Ahuja, Gaurav
    Verma, Vaibhav
    Yadav, Sanjay Kumar
    Khanuja, Amit
    2014 27TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2014 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2014), 2014, : 150 - 155
  • [48] 3D-TCAD Simulation Study of the Contact All Around T-FinFET Structure for 10nm Metal-Oxide-Semiconductor Field-Effect Transistor
    Chou, Chen-Han
    Hsu, Chung-Chun
    Yeh, Wen-Kuan
    Chung, Steve S.
    Chien, Chao-Hsin
    2016 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2016, : 190 - 191
  • [49] Study of SEU Sensitivity of SRAM-Based Radiation Monitors in 65-nm CMOS
    Wang, Jialei
    Prinzie, Jeffrey
    Coronetti, Andrea
    Thys, S.
    Alia, Ruben Garcia
    Leroux, Paul
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2021, 68 (05) : 913 - 920
  • [50] Features of TCAD and SPICE Simulation of a Charged Particle Impact into a 6T SRAM Cell Manufactured Using the CMOS 28-nm Technology Node
    Petrosyants, K.O.
    Silkin, D.S.
    Popov, D.A.
    Ismail-Zade, M.R.
    Kharitonov, I.A.
    Pereverzev, L.E.
    Morozov, A.A.
    Turgenev, P.V.
    Russian Microelectronics, 2024, 53 (07) : 737 - 743