+/-1.5V CMOS four-quadrant multiplier

被引：0
|
作者：
Li, SC
机构：
来源：
PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997 | 1996年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A low-voltage CMOS four-quadrant analogue multiplier using two NMOS operated in the triode region with modified hi-directional regulated cascode (RGC) structure is presented. The circuit can operate from a supply voltage of +/- 1.5 V. For a differential input voltage range up to +/- 0.8 V, this circuit has kept nonlinesrity below 0.9 % and total harmonic distortion less than 1 %. The -3 dB bandwidth of this multiplier is 15MHz. The chip was fabricated in Taiwan Semiconductor Manufacturing Corporation (TSMC) 0.8 mu m Single-Poly-Double-Metal(SPDM) N-well process. The chip dissipates 24.4 mW and occupies 251 x 653 mu m(2) active area.
引用
收藏
页码：429 / 432
页数：4
相关论文
共 50 条
  • [31] A Four-Quadrant Analog Multiplier Based on CMOS Source Coupled Pair
    Chen, Weiping
    Wang, Tianyang
    Xu, Honglei
    Liu, Xiaowei
    MEMS/NEMS NANO TECHNOLOGY, 2011, 483 : 487 - 491
  • [32] CMOS four-quadrant current multiplier using switched current techniques
    Akl, Y
    El-Sayed, M
    Aboul-Seoud, AK
    ELECTRONICS LETTERS, 2004, 40 (06) : 359 - 360
  • [33] CMOS Analog Four-Quadrant Multiplier Free of Voltage Reference Generators
    Sobrinho de Sousa, Antonio Jose
    de Andrade, Fabian
    dos Santos, Hildeloi
    Goncalves, Gabriele
    Pereira, Maicon Deivid
    Santana, Edson
    Cunha, Ana Isabela
    2019 32ND SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2019), 2019,
  • [34] A very-high-frequency CMOS four-quadrant analogue multiplier
    Li, SC
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 233 - 236
  • [35] Gate and Bulk-Driven Four-Quadrant CMOS Analog Multiplier
    Zamora-Mejia, Gregorio
    Diaz-Armendariz, Alejandra
    Santiago-Ramirez, Hector
    Miguel Rocha-Perez, Jose
    Arturo Gracios-Marin, Carlos
    Diaz-Sanchez, Alejandro
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (04) : 1547 - 1560
  • [36] Gate and Bulk-Driven Four-Quadrant CMOS Analog Multiplier
    Gregorio Zamora-Mejia
    Alejandra Diaz-Armendariz
    Hector Santiago-Ramirez
    Jose Miguel Rocha-Perez
    Carlos Arturo Gracios-Marin
    Alejandro Diaz-Sanchez
    Circuits, Systems, and Signal Processing, 2019, 38 : 1547 - 1560
  • [37] A CMOS Four-Quadrant Current Multiplier Using Electronically Tunable CCII
    Kumngern, Montree
    Junnapiya, Somyot
    2013 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2013, : 366 - 369
  • [38] CMOS design of a four-quadrant multiplier based on a novel squarer circuit
    Beyraghi, Naser
    Khoei, Abdollah
    Hadidi, Khayrollah
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 80 (03) : 473 - 481
  • [39] FGMOS Four-Quadrant Analog Multiplier
    de la Cruz-Alejo, Jesus
    Santiago Medina-Vazquez, A.
    Noe Oliva-Moreno, L.
    2012 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE), 2012,
  • [40] A design of four-quadrant analog multiplier
    Dejhan, K
    Prommee, P
    Tiamvorratat, W
    Mitatha, S
    Chaisayun, I
    IEEE INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES 2004 (ISCIT 2004), PROCEEDINGS, VOLS 1 AND 2: SMART INFO-MEDIA SYSTEMS, 2004, : 29 - 32
12345