+/-1.5V CMOS four-quadrant multiplier

被引：0
|
作者：
Li, SC
机构：
来源：
PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997 | 1996年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A low-voltage CMOS four-quadrant analogue multiplier using two NMOS operated in the triode region with modified hi-directional regulated cascode (RGC) structure is presented. The circuit can operate from a supply voltage of +/- 1.5 V. For a differential input voltage range up to +/- 0.8 V, this circuit has kept nonlinesrity below 0.9 % and total harmonic distortion less than 1 %. The -3 dB bandwidth of this multiplier is 15MHz. The chip was fabricated in Taiwan Semiconductor Manufacturing Corporation (TSMC) 0.8 mu m Single-Poly-Double-Metal(SPDM) N-well process. The chip dissipates 24.4 mW and occupies 251 x 653 mu m(2) active area.
引用
收藏
页码：429 / 432
页数：4
相关论文
共 50 条
  • [41] Low-voltage CMOS four-quadrant analogue multiplier for RF applications
    Debono, CJ
    Maloberti, F
    Micallef, J
    ELECTRONICS LETTERS, 1998, 34 (24) : 2285 - 2286
  • [42] A novel current-mode four-quadrant CMOS analog multiplier/divider
    Alikhani, Amir
    Ahmadi, Arash
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2012, 66 (07) : 581 - 586
  • [43] CMOS Design and Analysis of Four-Quadrant Analog Multiplier Circuit for LF Applications
    Gond, Abhishek Kumar
    Pandit, Soumya
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON COMMUNICATION, DEVICES AND COMPUTING, 2020, 602 : 279 - 289
  • [44] A New Highly Accurate CMOS Current-Mode Four-Quadrant Multiplier
    Munir A. Al-Absi
    Ibrahim A. As-Sabban
    Arabian Journal for Science and Engineering, 2015, 40 : 551 - 558
  • [45] A New Highly Accurate CMOS Current-Mode Four-Quadrant Multiplier
    Al-Absi, Munir A.
    As-Sabban, Ibrahim A.
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2015, 40 (02) : 551 - 558
  • [46] Four-quadrant analogue CMOS multiplier cell for VLSI signal and information processing
    Lau, KT
    Lee, ST
    Ong, VKS
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1998, 145 (02): : 132 - 134
  • [47] Four-quadrant CMOS current-mode multiplier independent of device parameters
    Tanno, K
    Ishizuka, O
    Tang, Z
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (05): : 473 - 477
  • [48] CMOS design of a low power and high precision four-quadrant analog multiplier
    Beyraghi, Naser
    Khoei, Abdollah
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2015, 69 (01) : 400 - 407
  • [49] A ± 1.5 V high frequency four quadrant current multiplier
    Arthansiri, T
    Kasemsuwan, V
    Ahn, HK
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1016 - 1019
  • [50] A ± 1.5 V high frequency four quadrant current multiplier
    Kasemsuwan, V. (kkvarako@kmitl.ac.th), Circuits and Systems Society, IEEE CASS; Science Council of Japan; The Inst. of Electronics, Inf. and Communication Engineers, IEICE; The Institute of Electrical and Electronics Engineers, Inc., IEEE (Institute of Electrical and Electronics Engineers Inc.):
12345