Circuit-Level Techniques for Reliable Physically Uncloneable Functions

被引:24
|
作者
Vivekraja, Vignesh [1 ]
Nazhandali, Leyla [1 ]
机构
[1] Virginia Tech, Dept Elect & Comp Engn, Blacksburg, VA 24061 USA
关键词
AUTHENTICATION;
D O I
10.1109/HST.2009.5225054
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we study the effect of transistor supply voltage and body bias on the performance of ring oscillator Physically Uncloneable Functions (PUFs). The uniqueness (ability to identify a PUF) and reproducibility (ability to reproduce the same output) of PUFs increase drastically in the subthreshold region of operation. Also, the reproducibility of PUFs increase when the transistors are forward body biased. A ring oscillator PUF was tested and it achieved a uniqueness of 47.8% and reproducibility of 100% when operating at a supply voltage of 0.2 V. Compared to a base tine configuration, our method improved the uniqueness by 18% and reproducibility by 7%. Therefore, apart from architectural optimizations, circuit level considerations like supply voltage and body bias can improve the reliability of PUFs.
引用
收藏
页码:30 / 35
页数:6
相关论文
共 50 条
  • [31] Unexpected circuit-level tradeoffs in human stress resilience
    Jennifer S. Stevens
    Alyssa R. Roeckner
    Neuropsychopharmacology, 2023, 48 : 234 - 235
  • [32] Circuit-level input integration in bacterial gene regulation
    Espinar, Lorena
    Dies, Marta
    Cagatay, Tolga
    Sueel, Guerol M.
    Garcia-Ojalvo, Jordi
    PROCEEDINGS OF THE NATIONAL ACADEMY OF SCIENCES OF THE UNITED STATES OF AMERICA, 2013, 110 (17) : 7091 - 7096
  • [33] Modeling of InGaAs MSM photodetector for circuit-level simulation
    Xiang, A
    Wohlmuth, W
    Fay, P
    Kang, SM
    Adesida, I
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 1996, 14 (05) : 716 - 723
  • [34] A survey of circuit-level soft error mitigation methodologies
    Selahattin Sayil
    Analog Integrated Circuits and Signal Processing, 2019, 99 : 63 - 70
  • [35] CIRCUIT-LEVEL APPLICATIONS OF QUANTUM EFFECT DEVICE (RHET)
    SHIBATOMI, A
    YOKOYAMA, N
    INSTITUTE OF PHYSICS CONFERENCE SERIES, 1992, (127): : 239 - 243
  • [36] A hierarchical circuit-level design methodology for microelectromechanical systems
    Fedder, GK
    Jing, Q
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1999, 46 (10) : 1309 - 1315
  • [37] Circuit-level Wireless Systems Design at Microwave Frequencies
    Costanzo, Alessandra
    Masotti, Diego
    Rizzoli, Vittorio
    2014 INTERNATIONAL CONFERENCE ON NUMERICAL ELECTROMAGNETIC MODELING AND OPTIMIZATION FOR RF, MICROWAVE, AND TERAHERTZ APPLICATIONS (NEMO), 2014,
  • [38] Exploiting Locality to Improve Circuit-level Timing Speculation
    Xin, Jing
    Joseph, Russ
    IEEE COMPUTER ARCHITECTURE LETTERS, 2009, 8 (02) : 40 - 43
  • [39] Improving simulation efficiency for circuit-level power estimation
    Marculescu, R
    Ababei, C
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 471 - 474
  • [40] Assessing circuit-level hot-carrier reliability
    Jiang, WJ
    Le, H
    Chung, J
    Kopley, T
    Marcoux, P
    Dai, CH
    1998 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 36TH ANNUAL, 1998, : 173 - 179