Circuit-Level Techniques for Reliable Physically Uncloneable Functions

被引:24
|
作者
Vivekraja, Vignesh [1 ]
Nazhandali, Leyla [1 ]
机构
[1] Virginia Tech, Dept Elect & Comp Engn, Blacksburg, VA 24061 USA
关键词
AUTHENTICATION;
D O I
10.1109/HST.2009.5225054
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we study the effect of transistor supply voltage and body bias on the performance of ring oscillator Physically Uncloneable Functions (PUFs). The uniqueness (ability to identify a PUF) and reproducibility (ability to reproduce the same output) of PUFs increase drastically in the subthreshold region of operation. Also, the reproducibility of PUFs increase when the transistors are forward body biased. A ring oscillator PUF was tested and it achieved a uniqueness of 47.8% and reproducibility of 100% when operating at a supply voltage of 0.2 V. Compared to a base tine configuration, our method improved the uniqueness by 18% and reproducibility by 7%. Therefore, apart from architectural optimizations, circuit level considerations like supply voltage and body bias can improve the reliability of PUFs.
引用
收藏
页码:30 / 35
页数:6
相关论文
共 50 条
  • [41] A Circuit-Level Amoeba-Inspired SAT Solver
    Takeuchi, Naoki
    Aono, Masashi
    Hara-Azumi, Yuko
    Ayala, Christopher L.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (10) : 2139 - 2143
  • [42] Circuit-Level Requirements for MOSFET-Replacement Devices
    Kam, Hei
    King-Liu, Tsu-Jae
    Alon, Elad
    Horowitz, Mark
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 427 - 427
  • [43] On maximum-likelihood decoding with circuit-level errors
    Pryadko, Leonid P.
    QUANTUM, 2020, 4
  • [44] A circuit-level perspective of the optimum gate oxide thickness
    Bowman, KA
    Wang, LH
    Tang, XH
    Meindl, JD
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (08) : 1800 - 1810
  • [45] Circuit-Level Load Monitoring for Household Energy Management
    Marchiori, Alan
    Hakkarinen, Douglas
    Han, Qi
    Earle, Lieko
    IEEE PERVASIVE COMPUTING, 2011, 10 (01) : 40 - 48
  • [46] Circuit-level implementation of quantum-dot VCSEL
    Shekarpour, M.
    Saghafi, K.
    Jalali, M.
    Yavari, M. H.
    OPTICAL AND QUANTUM ELECTRONICS, 2016, 48 (07)
  • [47] PULSE-PROPAGATION ON MULTILAYERED CIRCUIT-LEVEL INTERCONNECTS
    CARIN, L
    WEBB, KJ
    JOURNAL OF ELECTROMAGNETIC WAVES AND APPLICATIONS, 1990, 4 (03) : 229 - 245
  • [48] A CIRCUIT-LEVEL HOT-CARRIER EVALUATION SYSTEM
    TSUI, PGY
    LEE, PM
    BAKER, FK
    HAYDEN, JD
    HOWINGTON, L
    TIWALD, T
    MOWRY, B
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (03) : 410 - 414
  • [49] Study of a CMOS I/O protection circuit using circuit-level simulation
    Li, T
    Suh, D
    Ramaswamy, S
    Bendix, P
    Rosenbaum, E
    Kapoor, A
    Kang, SM
    1997 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 35TH ANNUAL, 1997, : 333 - 338
  • [50] Valence processing in the PFC: Reconciling circuit-level and systems-level views
    Coley, Austin A.
    Padilla-Coreano, Nancy
    Patel, Reesha
    Tye, Kay M.
    WHAT DOES MEDIAL FRONTAL CORTEX SIGNAL DURING BEHAVIOR?: INSIGHTS FROM BEHAVIORAL NEUROPHYSIOLOGY, 2021, 158 : 171 - 212