Low-Power Write-Circuit with Status-Detection for STT-MRAM

被引：5

作者：

Shin, Kwang-Seob ^{[1
]}

Im, Saemin ^{[1
]}

Park, Sang-Gyu ^{[1
]}

机构：

[1] Hanyang Univ, Dept Elect & Comp Engn, 222 Wangsimni Ro, Seoul 133791, South Korea

来源：

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | 2016年 / 16卷 / 01期

关键词：

STT-MRAM; write-operation; reference cell; power saving;

D O I：

10.5573/JSTS.2016.16.1.023

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report a STT-MRAM write-scheme, in which the length of the write-pulse is determined dynamically by sensing the status of MTJ cells. The proposed scheme can reduce the power consumption by eliminating unnecessary writing current after the switching has occurred. We also propose a reference cell design, which is optimized for the use in write-circuits. The performance of the proposed circuit was verified by SPICE level simulations of the circuit implemented in a 0.13 mu m CMOS process.

引用

页码：23 / 30

页数：8

共 50 条

[41] STT-MRAM memories for IoT applications: challenges and opportunities at circuit level and above
Alioto, Massimo
2017 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2017,
[42] Error Free Sense Amplifier Circuit Design for STT-MRAM Nonvolatile Memory
Vemula, Lohith Kumar
Hossain, Nahid M.
Chowdhury, Masud H.
2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 703 - 706
[43] Correlation Power Analysis Attack against STT-MRAM Based Cyptosystems
Chakraborty, Abhishek
Mondal, Ankit
Srivastava, Ankur
2017 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2017, : 171 - 171
[44] Review of STT-MRAM circuit design strategies, and a 40-nm 1T-1MTJ 128Mb STT-MRAM design practice
Koike, Hiroki
Tanigawa, Takaho
Watanabe, Toshinari
Nasuno, Takashi
Noguchi, Yasuo
Yasuhira, Mitsuo
Yoshiduka, Toru
Ma, Yitao
Honjo, Hiroaki
Nishioka, Koichi
Miura, Sadahiko
Inoue, Hirofumi
Hceda, Shoji
Endoh, Tetsuo
2020 IEEE 31ST MAGNETIC RECORDING CONFERENCE (TMRC), 2020,
[45] A Timing-Based Split-Path Sensing Circuit for STT-MRAM
Ishdorj, Bayartulga
Kim, Jeongyeon
Kim, Jae Hwan
Na, Taehui
MICROMACHINES, 2022, 13 (07)
[46] Resistive Computation: Avoiding the Power Wall with Low-Leakage, STT-MRAM Based Computing
Guo, Xiaochen
Ipek, Engin
Soyata, Tolga
ISCA 2010: THE 37TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2010, : 371 - 382
[47] STT-MRAM based Low Power Synchronous Non-volatile Logic with Timing Demultiplexing
Huang, Kejie
Zhao, Rong
Lian, Yong
2014 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2014, : 31 - 36
[48] Enhancing Security and Power Efficiency of Ascon Hardware Implementation with STT-MRAM
Roussel, Nathan
Potin, Olivier
Di Pendina, Gregory
Dutertre, Jean-Max
Rigaud, Jean-Baptiste
ELECTRONICS, 2024, 13 (17)
[49] Persistent xSPI STT-MRAM with up to 400MB/s Read and Write Throughput
Alam, S. M.
Houssameddine, D.
Neumeyer, F.
Rahman, I
DeHerrera, M.
Ikegawa, S.
Sanchez, P.
Zhang, X.
Wang, Y.
Williams, J.
Gogl, D.
Xu, H.
Farook, M.
Aceves, D.
Lee, H. K.
Mancoff, F. B.
Chou, M.
Tan, Ch
Huang, B.
Mukherjee, S.
Lu, M.
Shah, A.
Nagel, K.
Kim, Y.
Aggarwal, S.
2022 14TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW 2022), 2022, : 116 - 119
[50] Thermosiphon: A Thermal Aweare NUCA Architecture for Write Energy Reduction of the STT-MRAM based LLCs
Wu, Bi
Cheng, Yuanqing
Dai, Pengcheng
Yang, Jianlei
Zhang, Youguang
Liu, Dijun
Wang, Ying
Zhao, Weisheng
2017 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2017, : 474 - 481

← 1 2 3 4 5 →